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SYNOPSIS 
1. Introduction 
In the last few decades, uses of communication technologies have been increasing 
exponentially from the very beginning- of voice communication to today's data 
communication. Wide spread application of wireless did not initially emerge and only 
came with the advent of the personnel cellular phones in the year 1983. Since then 
use of wireless technology to send and share data quickly has grown for both business 
and personnel applications. Emergency services intl palite,department,also utilize 
wireless networks to communicate important information' quickly. 	f 	'` 
Various digital cellular standards for wireless.. connmunicatibn%have bean used 
worldwide in the frequency range from 1 to 10 GHz. " The recent wQrldwide• demand 
for communication systems for wireless due to their improved services has created an 
enormous and entirely new market for semiconductor devices of all types. According 
to survey of International Business Strategies-in year 2012 (IBS-2012), it has been 
found that well over 1000 million wireless hands&tare sold annually. 
This boom has provided an unprecedented opportunity for selecting the right 
semiconductor technology from substrate materials to complete devices so that high 
performance front-end blocks of wireless can be designed. The most important 
components of RF front-end blocks are low noise amplifier (LNA), mixer and power 
amplifier (PA). The key performance parameters of the devices used in such blocks 
are low noise (<3dB), high gain (>15dB) and high linearity (IP3>ldBm) and low 
power consumption. 
For LNA and mixer there are many competing technologies available such as 
SiCMOS, bipolar, high-electron-mobility-transistor (HEMT) and SiGe heterojunction 
bipolar technology (HBT). Among them, SiGe has superior performance but it is not 
cost effective and consumes more power. Due to continued scaling of gate length of 
Silicon-on-Insulator (SOI) devices towards deep sub-micron region, has an improved 
RF / microwave performance. Scaled SOI devices give improved intrinsic gain A,, as 
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well as high transit-frequency fT and maximum oscillatory frequency f bu  and 
consume low power. In addition to this, SOI devices cost is low due to simple 
fabrication steps involved and possess low noise and high yield. 
2. Descriptions of the Thesis Work 
In this thesis, a critical review of Silicon-on-Insulator (SOI) technologies has been 
presented. Among them fully depleted (FD) SOI MOSFETs has been found to full-fill 
the 'requirement for design of front-end blocks. The different FD-SOI device design 
approaches such as thin body, graded channel, halo dope, multiple gate and 
source/drain extension (SDE) region also known as gate-underlap technology have 
been elaborated, in this work. Among them, SDE design was found suitable for low 
power GHz applications. Therefore, the basic SDE device physics and various terms 
like natural lengthy, threshold voltage, optimum silicon film thickness and effective 
gate length Leff has been explained., 
In SDE engineering highly doped source and drain region is away from the gate 
edge by a distance `s' known as spacer. The Gaussian doping profile along with 
lateral source/drain doping gradient d nmldecade is used, instead of abrupt doping 
profile used in conventional design. Undoped thin silicon film is used for enhanced 
channel mobility, avoids random dopant fluctuation and reduces short-channel effects 
(SCEs) as well as achieved low "off' current T. f
This device design technology is more beneficial in low moderate inversion 
region (suitable for low power applications). In this kind of design with highly doped 
SDE regions extra series resistance can be minimized to achieve higher "on" current 
Ior,, This source/drain engineered device is very advantageous from analog 
perspective, due to the bias dependent effective gate length Leff and it is related by s 
and lateral doping gradient d. 
In this design technique for larger value of s and lower value of d, Left will be 
larger than physical gate length LG (Left > LG). However, larger value of s provides 
higher series resistance and reduces los, while lower value of d corresponds to an 
abrupt phenomenon which is hard to realize in actual fabrication scenario. On other 
hand smaller value of s and higher value of d result in Leff smaller than LG 
ra 
(Len- < Lo), which results in higher drive current, higher peak transconductance, 
higher output resistance than a conventional (abrupt) design. But smaller value of s 
contributes higher inherent capacitance whereas higher value of d would cause 
significant fluctuation in the dopant underneath the channel, resulting in undesirable 
effects. Therefore, for optimal performance of nano-scale SOI-MOSFETs careful 
engineering of SDE regions (which are determined by d and s) is required. This result 
in improved SCEs and reduced parasitic effects in nano-scale SOI-MOFETs for low 
power GHz applications. 
A strong demand of lower VTH  to improve the Imo, for high-speed operation, leads 
to an increase in off-current (loll) for nano-scale FD configurations. This further leads 
to a negative consequence of increase in stand-by power consumption in integrated 
circuits designed with nano-scale SOl MOFETs. Therefore, remedy for this l can 
be reduced by an efficient control on SCEs by reducing the silicon film thickness Ts;. 
However, as the gate length is reduced below 100nm, fabrication of ultra-thin defect 
free T51 remains a technological challenge. Reducing the T,, introduces an external 
parasitic resistance in series with the channel that degrades the T. Therefore, the 
optimization of s, d and T51 for SCEs immunity must be carefully considered for high 
Ion/Io,r current ratio. By increasing doping gradient for a low value of spacer, (with 
given T51) at the gate edge not only reduces Leff (increase SCEs) but it also draws 
more carriers in to the spacer region near the gate edges, thus it increases 1,,r,. 
Therefore, lateral source/drain doping gradient d along with the spacer s and silicon 
film thickness T,i presents a design trade-off between acceptable SCEs and parasitic 
series resistance for low power and high frequency applications. Therefore, in this 
kind of scenario the source/drain extension (SDE) regions must be carefully 
engineered for the overall improved high frequency performance of a nano-scale 
device. 
In order to find analytical evolution and insight of underlap fully depleted (FD) 
SOT MOSFETs with lateral source/drain doping gradient, 2D Poisson equation in 
silicon film in low moderate inversion region has been discussed. Furthermore, the 
device design has been authenticated through ATLAS TCAD. The simulations were 
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performed with drift diffusion model (DD), field dependent mobility model 
(FLDMOB) and Lambardi CVT (known as CVT mobility model). 
In addition, the effects of process parameters like silicon film thickness T, oxide 
thickness T., gate length Lo and spacer s, on threshold voltage V-m, RF performance 
matrices such as intrinsic gain A,,, transit-time frequency fT and maximum oscillatory 
frequency fMAX , have been carried out in low moderate inversion region, targeting for 
low power and high frequency applications. Through, simulation the optimized values 
of process parameters have been found as LG= 90nm (effective gate length Leff 
130nm),Ts 0.3xLo, T0X 3nm and s -0.8xL6 with device width, W=64jtm at 
constant lateral doping gradient d=5nm/decae with gate overdrive voltage 
VOD=9OmV. Using an optimized device design parameters it has been found that the 
device exhibits Aw of -25 dB in low moderate inversion region (Von =Vos — VTH 
90 mV, where Von, Vos and VTH  are the overdrive, gate and threshold voltages, 
respectively) at operating frequency of 20 GHz. 
An accurate non-quasi-static (NQS) small-signal model (including extrinsic 
parasitic effects) for the optimized device along with detail parameter extraction has 
been presented in this work. The comparison of Y-parameters of 2D ATLAS with 
the model developed (up to 20 GHz) has shown an excellent matching (with an 
average error of _S5%), whereas results from quasi-static (QS) predictive technology 
model (PTM) differ significantly (>20%). Optimized underlap device shows 
transit-time frequency fT and maximum frequency of oscillation fMAX, X 108 and 
130 GHz respectively, with noise figure (NF) ~2.8 dB and exhibits unilateral power 
gain (ULG) -38 dB at 20 GHz. Comparison with limited experimental data shows 
that simulated results are in well conformity, which suggests the possibility of use of 
gate-underlap device technology in the design of blocks like LNA for low power GHz 
applications. 
At circuit level the validity of this proposed NQS overall model of underlap 
device has been explored by designing a cascode LNA operating at 5.8 GHz. The 
LNA designed using the model has shown good matching at the input (S1 > - -15dB), 
output (S22n5 -16dB) and gain S21 ; I5dB at operating frequency of 5.8 GHz. A new 
Figure-of-Merit of LNA (FoMLNA) involving available power gain G, noise factor F 
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and do power consumption Pdc  has been proposed. Using proposed -FOMLNA, it has 
been found that LNA design based on underlap gives significant (nearly six- times) 
improvement compared to non-underlap (simulated using PTM model, LG= 130 nm). 
Furthermore, comparison with limited measured data (180 nm bulk), it was found 
that our design performance (in-terns of FOMLNA)  is nearly three times higher. 
In addition, some of the key extracted parameters of gate-underlap device 
(gate-source capacitance Cg, gate-drain capacitance Cgd, drain-source capacitance 
Cds, gate, source and drain contact resistances R&e. RSe and Rde, respectively) were 
used in large-signal SO1-BSIM4 model and design of dual-bands cascode mixer for 
2.4GHz and 5.8GHz bands has been carried out. The designed mixer has been found 
to give isolation for LO-to-IF as = -20dB, LO-to-RF as --18d13 and RF-to-IF as 
-1 3 dB at 2.4GHz, whereas these isolations, at 5.8GHz, were found as -1 fdB, 
-14dB and =-11.5d13, respectively with -fixed intermediate frequency f F of 
100MHz. Furthermore, the mixer demonstrated conversion gain G 	13dB and 
linearity IP3 2.5dBm at 2.4 GHz whereas these are =10dB and = 1.5dBm at 
5.8GHz, respectively. A new Figure-of-Merit for mixer (FQMmixcr) involving Gej NF, 
1P3 and dc power consumption Pdc, has been proposed. Using FoMmixer  it has been 
found that dual-bands designed mixer -shows higher FoMMiXer compared to 
non-underlap FoMmaxef available in literature. 
Linearity is very essential issue for GHz wireless system. Therefore, in this work, 
effects of process parameters variations of underlap FD-SOI MOSFETs on linearity 
of cascode LNA for wireless LAN has been presented. By quantifying the linearity 
of the LNA in-terms of third order intercept (1P3), the paper presents guidelines for 
optimum value of s, Ts;, d and Lo of the underlap device for linearity enhancement 
of the LNA. Based on a new Figure-of-Merit of LNA (FOMLNA)LARGE  involving 
available power gain G, linearity IP3, noise factor F and dc power consumption Pd., 
it has been found that (FOMLNA)LARGE in double gate (DG) configuration is almost 
four times higher than single gate (SG) at the optimum gate overdrive VOD <75mV. 
This is due to a combined effect of higher value of G and IP3 in the DG 
configuration. 
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By comparing with limited available experimental data for 180nm bulk 
technology, it has been found that optimally designed and biased LNA using underlap 
SOI MOSFETs with L0=60nm (effective gate length Lea- -92nm) gives almost five. 
times improvement in the proposed (FOMLNA)LARGE.  Therefore, the works carried out 
in this thesis demonstrate that gate-underlap FD-SOI is strong candidate for 1-10 GHz 
applications. 
3. Methodology of Work 
The methodology of the work carried out in this thesis can be summarized as 
follows: 
90 nm gate-underlap SOI MOSFETs has been designed and optimized, 
which has been authenticated through simulation using SILVACO ATLAS 
TCAD. The simulations were performed with drift diffusion model (DD), 
field dependent mobility model (FLDMOB) and Lambardi CV!' (known as 
CVT mobility model). 
I An overall non-quasi-static (NQS) small signal equivalent model of the 
designed SOl MOSFET has presented by taking into account its intrinsic 
and extrinsic parameters. The comparison of Y-parameters of 2D ATLAS 
with the model developed (up to 20 GHz) has shown an excellent matching 
(with an average error of c5%), whereas results from quasi-static (QS) 
predictive technology model (PTM) differ significantly (>20%). In addition, 
the accuracy of the developed model has been verified with experimental 
results and found in well conformity. 
-4= The model has been found to predict high frequency noise very well, which is 
important for the design of LNA for high frequency applications. 
': The developed NQS overall model of the device has been verified by 
designing LNA for wireless LAN applications. Some of the key extracted 
parameters of underlap device (gate-source capacitance Cg,, gate-drain 
capacitance Cgd, drain-source capacitance Cds, gate, source and drain contact 
resistance Rge, RSe and Rd,, respectively) were used in large-signal 
on 
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SOI-BSIM4 model and design of dual-bands cascode mixer for 2.4GHz and 
5.8GHz bands has been carried out.-  
The detail design of LNA and effects of process parameters variations of 
underlap FD-SOI MOSFETs on linearity of cascode LNA for wireless LAN 
applications has been presented using ATLAS- TCAD mixed mode 
simulation. 
4. Summary of Work Done 
Wide spread applications of wireless did not initially emerge and only came with 
the advent of the personnel cellular phones. Various basics services in the daily life 
utilize wireless systems operating 1 to 10GHz bands to communicate important 
information quickly. These systems front-end modules such as low-noise amplifier 
(LNA), power amplifier (PA) and mixer need to perform better from point of view of 
noise, gain, linearity and consume low power. The thesis is organized in seven 
chapters and described as follows: 
Chapter 2, presents the critical reviews of SOI technologies and their various 
structures for GHz applications. Among them FD-SOI MOSFET is found strong 
contender for high frequency analog applications. This device technique has inherent 
advantages over bulk device such as lower junction capacitance, no latchup and lower 
sensitivity to temperature variation. Some theoretical aspects of nano-scale FD-SOI 
MOSFETs like mathematical expressions for VTH,  drain current and transconductance 
have been presented. Different existing fabrications processes were presented and 
industry perspectives of FD-SOT MOSFETs including the name of companies (IBM, 
Fujitsu, TSMC and UMC) which' are actively involved in development and 
implementation of this technology and their latest survey (year -2012) have been 
included in this report. 
In Chapter 3, various approaches for nano-scale FD-SOI device design such as 
thin body, graded channel, halo doped, multiple-gate and gate-underlap also known as 
source drain extension (SDE) have been included. Among them, SDE has been 
studied extensively and found to be very effective new approach to combat SCEs and 
useful for low power and high frequency applications. The basic device physics 
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involved in the designing of the - SDE based approach has been, discussed. 
Furthermore, the designed device has been 'authenticatedthrough process parameters 
simulation using ATLAS TCAD and variations of V ..i as well as A, fT and fMAX of 
the designed device has been carried out. 
Chapter 4, deals with full parameter extraction based on modified 
non—quasi-static (NQS) small-signal equivalent circuit in low moderate inversion 
region of transistor operation. The performance of extrinsic and intrinsic parameters 
of small-signal model has been verified up to 20 GHz. The simulation of 
Y-parameters using device simulator ATLAS TCAD and results generated using the 
model are carried out and compared with predictive technology model PTM (quasi-
static) as well as with previous published measured data. 
In Chapter 5, key wireless block element such as cascode LNA operated at 
5.8GHz was designed and implemented to show the validity of the device model 
developed in this work. Using proposed FoMLNA, it has been found that LNA design 
based on underlap gives significant (nearly six times) improvement compared to non-
underlap (simulated using PTM model, LG = 130 nm). However, a comparison with 
limited measured data (180nm bulk), it was found that our design performance 
(in-terns of FoMLNA) is nearly three times higher. 
Similarly, a dual-bands cascode mixer for 2.4GHz and 5.8GHz bands has been 
designed using the large-signal SOI-BSIM4 model by incorporating some of the key 
extracted parameters of underlap (SDE) device (gate-source capacitance Cg', 
gate-drain Cgd, drain-source capacitance Cds, gate, source and drain contact 
resistances Rge, R5e and Rde, respectively). It has been found that at fixed f F of 100 
MHz, mixer has reasonable LO-to-RF isolation, as LO and RF signals are fed from 
different ports in cascode mixer circuits. The performance of designed mixer in-terms 
of FoMMixer is compared with measured results. It was found that FoMmixer of our 
design is higher with previous published non-underlap bulk results for FoMmixer- 
For
.
 the wireless communication system linearity is also an important issue. 
Therefore in Chapter 6, the detail design and linearity performance in-terms of (IP3) 
of cascode LNA has been investigated by varying process parameters such as s, Tsi, d 
and LG of the gate-underlap in single and double gate configurations for wireless 
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LAN. applications, The effects of parasitics have been examined on IP3 and 
(FOMLNA)LARGE• A detailed investigation using mixed mode simulation has been used 
to illustrate the linearity performance of cascode LNA using new engineered underlap 
devices. In the mixed mode simulations parasitic effects of contact resistance and 
overlap capacitance can be incorporated, which combines the. merits of device and 
circuit both and particularly relevant when the frequency of operation is high and. 
more than one transistors are connected. Valuable design insights to optimize the 
linearity performance of LNA using a new engineered underlap design have been 
given. The superior performance of LNA using optimal underlap design iS due to 
combined effects of enhanced G and IP3 at low power consumption. 
LNA linearity performance can be enhanced by use of an optimal gate underlap 
profile, which yields both higher gain and better linearity. The LNA input/output 
matching such as S11, S22 and linearity parametersIP3 have been compared with the 
available experimental data of the bulk technology and found to be well conformity. 
The resultant enhancement in overall (FOMLNA)LARGE  is almost four times of 
magnitude when compared to SG-MOSFETs LNA and five times with experimental 
(FGMLNA)LARGE• The performance enhancement predicted with an optimal DG-SOI 
LNA compares favorably with experimental results based on bulk technology. With 
optimized IP3, it has been found that with gate length scaling, LNA performance can 
continue to improve as long as contact resistance is kept tow ( Ri0,=2.5f)). Therefore, 
it can be concluded that FD-SOI is promising candidate for low power GHz 
applications. 
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ABSTRACT 
High performance devices are required for latest 3G wireless systems 
operating in the 1-10 GHz frequency range. The front-end blocks like low-noise 
amplifier (LNA), power amplifier (PA) and mixer, in these systems need to 
perform better from the point of view of noise (<3dB), voltage gain (>15dB), 
linearity (IP3 >1dBm) and consume low power (<I0mW). These performances 
were shown to achieve with Silicon-on-Insulator (SOI) source/drain extension 
(SDE) device design. 
Through simulation the optimized process parameters such as silicon film 
thickness, T5; - 0.3xL0, oxide thickness, T.,, - 3nm and spacer, s - 0.8xL0 for 
SDE device design were found (by taking gate length L0=90nm and device width 
W=64pm) at constant lateral doping gradient d=5nmldecae. Using the optimized 
device design parameters, it has been found that the device exhibits intrinsic gain, 
A„ of = 25dB in low moderate inversion region (gate overdrive Voo 90 mV). 
An accurate non-quasi-static (NQS) small-signal model (including extrinsic 
parasitic effects) for the optimized device along with detail parameter extraction 
has been presented in this work. The comparison of Y-parameters of 2D ATLAS 
with the model developed in this work (up to 20 GHz) has shown an excellent 
matching (with an average error of <5%), whereas results from quasi-static (QS) 
predictive technology model (PTM) differ significantly (>20%). Optimized 
underlap device shows transit-time frequency fT and maximum frequency of 
oscillation f, -108 GHz and -130 GHz respectively, with noise figure (NF) 
-2.8dB and exhibits unilateral power gain (ULG) -3 8 dB (VOD=90mV and 
drain-to-source voltage VDs=IV) at 20 GHz. Comparison with limited 
experimental data shows that simulated results are in well conformity, which 
suggests the possibility of use of gate-underlap device technology in the design of 
blocks like LNA for low power GHz applications. 
At circuit level the validity of the proposed NQS model for underlap device 
has been explored by designing a cascode LNA operating at 5.8 GHz. The LNA 
exhibit good matching at the input (S11- -15dB), output (S22- -16dB) and gain 
S21 - 15dB. A new Figure-of-Merit of LNA (FoMLNA) involving power gain G, 
noise factor F and dc power consumption Pdc, has been proposed. Using the 
i 
proposed FOMLNA, it has been found that LNA gives significant (nearly six times) 
improvement compared to non-underlap (simulated using PTM model, LG=130 
nm). Furthermore, comparison with limited measured data available for 180nm 
bulk, it was found that our design performance (in-terns of FoMLNA) is nearly 
three times higher. 
Some of the key extracted parameters of underlap device (gate-source 
capacitance Cgs, gate-drain capacitance Cgd, drain-source capacitance Ca , gate, 
source and drain contact resistance Rge, RSe and R(Je, respectively) were used in 
large-signal SOI-BSIM4 model and design of dual-bands cascode mixer for 
2,4GHz and 5,8GHz bands has been carried out. 
The designed mixer has been found to give isolation for LO-to-IF as - -20dB, 
LO-to-RF as --18dB and RF-to-IF as -13 dB at 2.4GHz, whereas these 
isolations, at 5.8GHz, were found as --16dB, --14dB and --11.5dB, 
respectively with fixed intermediate frequency fiF of I 00MHz. Furthermore, the 
mixer demonstrated conversion gain Ge =13dB and linearity IP3= 2.5dBm at 2.4 
Glz whereas these are -10dB and - 1.5dBm at 5.8GHz, respectively. A new 
Figure-of-Merit for mixer (FoMmixer)  involving GG, NF, 1P3 and de power 
consumption Pdr, has been proposed. Using FoMm,Xer it has been found that dual-
bands designed mixer shows higher FoMMixer  compared to non-underlap 
FOM,,i,ter available in literature. 
Linearity is very essential issue for GHz wireless system. Therefore, in this 
work effects of process parameters variations of underlap FD-SOI MOSFETs on 
linearity of cascode LNA for wireless LAN has been presented. By quantifying 
the linearity of the LNA in-terms of third order intercept (IP3), the paper presents 
guidelines for optimum value of s, T5i, d and LG of the underlap device for 
linearity enhancement of the LNA. Based on a new Figure-of-Merit of LNA 
(FOMLNA)LARGE involving available signal power gain G, linearity IP3, noise 
factor F and do power consumption PdC, it has been found that (FoMLNA)LAROE  in 
double gate (DG) configuration is almost four times higher than single gate (SG) 
at the optimum gate overdrive VOD E75mV. This is due to a combined effect of 
higher value of G and IP3 in the DG configuration. 
By comparing with limited available experimental data for 0.18µm bulk 
technology, it has been found that optimally designed and biased LNA using 
underlap SOI MOSFETs with Lo=60nm (effective gate length Lea- -92nm) gives 
ii 
almost five times improvement in the proposed (FOMLNA)LARGE. The designed 
LNA achieved F 1.69, IN - +7.75dBm, G-122 and consumed power 
2.5mW. Therefore, the works carried out in this, thesis demonstrate that 
gate-underlap FD-SO1 is potentially viable technology for 1-10 GRz applications. 
iii 
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I Have no specia(tafents Jam on(y passionately curious" 
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1.1 General Introduction 
In the last few decades, uses of communication technologies have been increasing 
exponentially from the very beginning of voice communication to today's data 
communication [1.1]. Wide spread application of wireless did not initially emerge 
and only came with the advent of the personnel cellular phones in the year 1983. 
Since then use of wireless technology to send and share data quickly has grown for 
both business and personnel applications. Emergency services in the police 
department also utilize wireless networks to communicate important information 
quickly [1.1] [1.2]. 
Various digital cellular standards for wireless communication have been used 
worldwide in the frequency range from Ito 10 GHz [1.3]. Table 1.1 summarizes the 
digital cellular standards available in the market. In Table 1.2 cellular frequency 
bands and their geographical regions of operation are provided. The recent worldwide 
demand for communication systems for wireless due to their improved services has 
created an enormous and entirely new market for semiconductor devices of all types 
[ 1.4]. According to survey of International Business Strategies in year 2012 
(IBS-2012) [1.5], it has been found that well over 1000 million wireless handsets are 
sold annually. The mobile communication segment of the global consumer 
electronics market is growing fast (see Fig.1.1) and the companies reaping the biggest 
rewards are those that can deliver innovative capabilities and higher circuits 
performance [1.1]  [ 1.5]. 
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Table 1.1: Digital cellular standards. 
Standard IS-136 PDC GSM GSM IS-95 W-CDMA WLAN 
TDMA GPRS EDGE CDMA 
Region US Japan Europe, Europe, US, Europe, Europe, 
US, US Japan Japan Japan 
Asia Korea 
Multiple TDMA\ TDMA\ TDMA\ TDMA\ CDMA\ CDMA\ OFDMA/ 
Access FDMA FDMA FDMA FDMA FDMA FDMA FDMA 
Duplex FDD FDD FDD FDD FDD FDD FDD 
User per 3 3 8 8 - - - 
Channel 
Channel 30 25 200 200 1.25 5 I00 
Spacing kHz kHz kHz kHz MHz MHz MHz 
Modulation n/4 DQPS n/4 GMSK 3n18 1.25 QPSK BPSK/ 
BT=0.35 DQPSK BT =0.3 8-PSK MHz (HPSK) QPSK 
BT=0.35 BT =0.22 
Table 1.2: Cellular frequency bands. 
Name Region Mobile Transmit 
(MHz) 
Mobile Receive 
(MHz) 
Standard 
E-GSM 900 Europe 880-915 925-960 GSM/GRPS 
DCS 1800 Europe 1710-1785 1805-1880 GSMIGPRS 
Cellular 850 US 824-849 869-894 AMPS,IS-I36,IS-95,GSM/ 
GPRS/EDGE 
PCS 1900 US 1850-1910 1930-I990 IS-136, IS-95, GSMJGPRS 
PDC Japan 940-956 810-826 PDC 
PDC Japan 1477-1501 1429-1453 PDC 
CDMA One Japan 887-901 832-846 IS-95 
K-CDMA Korea 1750-1780 1840-1870 IS-95 
W-CDMA Japan 1920-1980 21 ] 0-2170 W-CDMA (FDMA) 
UMTS Europe 1920-1980 2110-2170 W-CDMA 
WLAN Europe 5150-5350 5470-5725 HIPERLAN/2 
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2008 	 2012 
Year 
Figure 1.1: The growth of mobile devices as a percentage of the global consumer 
electronics market [ 1.5]. 
This boom has provided an unprecedented opportunity for selecting the right 
semiconductor technology from substrate materials to complete devices so that high 
performance front-end blocks of wireless can be designed. The most important 
components of RF front-end blocks are low noise amplifier (LNA), mixer and power 
amplifier (PA). The key performance parameters of the devices used in such blocks 
are low noise (<3dB), high gain (>15dB) high linearity (1P3>IdBm) and low power 
consumption. 
For LNA and mixer there are many competing technologies available such as 
SiCMOS, bipolar. high-electron-mobility-transistor (HEMT) and SiGe heterojunction 
bipolar technology (HBT) [ 1.61. Among them, SiGe has superior performance but it 
is not cost effective and consumes more power. Due to continued scaling of gate 
length of SOI devices towards deep sub-micron region, has an improved 
RF/microwave performance. Scaled SOI devices give improved intrinsic gain A. as 
well as high transit-frequency Fr  and maximum oscillatory frequency fMAx  and 
consume low power. In addition to this. SOI devices cost is low due to simple 
fabrication steps involved and possess low noise. 
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l'herefore. for wireless system design various technologies need to be explored 
for the better performance, so that modern wireless system design specifications can 
be met and high performance can be achieved. In this thesis the main focus has been 
given to design and characterization of the fully depleted (FD)-SOI MOSFETs for 
front-end-blocks of wireless transceiver such as LNA and mixer. 
1.2 Wireless Transceiver for GHz Applications 
Driven by market demand to access and exchange multimedia content, cellular 
networks need to continuously improve their data-rate capabilities. 'lhe emerging 
Long Term Evolution (LTE) also called 4G system is targeting data rates in excess of 
300 Mb/s, closing the gap with existing wireless 802.1 In systems [1.7] [1.8]. To 
enable this high data-transfer speed. the allowed bandwidth has dramatically 
increased. A general block diagram of transceiver used in such system is shown in 
Fig. 1.2. In wireless transceiver shown in Fig. 1.2, RF functionalities can be split into 
two main blocks: front-end module and base band module. 
RF section 	1 
1 	 1 
1 	 1 
Base hand 	I: ront-end-module 
section 
TRANSMITTE 
--------- 
RF section 
1 	 1  
I 	 I  
Front-end-module 	
Base band 
section 
RECEIVER 
Figure 1.2: General block diagram of RF transceiver 
4 
Introduction 
1.2.1 Front-end-module 
The front-end-module's primary function is to optimize the performance of 
wireless handsets at the lowest possible operating cost, The key functional 
components of this module are low noise amplifier (LNA), mixer and power 
amplifier (PA). 
The signal is received by an antenna, which could be a patch antenna in the case 
of a cell phone, or a parabolic, sector antenna, etc. in the case of a base station. Since 
this signal has travelled a large distance over which there is significant attenuation 
and noise added, it must first be conditioned [1.9] [1.10]. In order to do this, the 
signal is sent to a LNA. The LNA provides gain by adding very little noise to the 
original signal. The amplified signal is now sent to a mixer in order to shift it to a 
lower frequency known as intermediate frequency (IF). This is necessary because this 
lower frequency (IF) signal is much easier to amplify. Apart from that at IF band 
filtering task becomes easier as well as it results in improved selectivity of receiver 
[1.9]. In this work, two component of front-end module such as an LNA and a 
down-conversion mixer, have been designed for low power GHz applications. 
The main requirements of LNA for high frequency applications are low noise, 
high gain and linearity whereas the main specifications of the down-conversion mixer 
are: port-to-port isolation, conversion gain, noise figure, and linearity [1.6]. For the 
better performance improvement for these components an appropriate semiconductor 
device technology need to be selected, which is discussed in section 1.3. 
1.2.2 Base band module 
In wireless transceiver shown in Fig. 1.2 after front-end-module, base band section 
is situated and it is mostly digital part but also contains low frequency analog signal. 
In this section signals are digitized and processed completely and message is 
retrieved. Therefore, a large number of design trade-offs that must be followed which 
affects the performance of transceiver. One such hardware limitation is due to the 
limited sampling rates of available analog-to-digital converters (ADCs). 
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13 Device Technologies for GHz Applications 
The communication industry has always been a very challenging and profitable 
market for the semiconductor companies [1.1]. In today's connected word, the 
demand for mobile communications and instant access to information, anytime and 
anywhere, drastically changed the consumer electronics landscape. Infrastructure, 
mobile handsets, tablets computers and other aspects of portable communications 
devices are all seeing unprecedented growth in the amount of data being exchanged 
[1.11]. With this boom in activity, semiconductor technology from substrate to 
complete device level must be optimized to maximize the cost, power 
consumption/benefits ratio for GHz applications [1.11]. The various options of 
semiconductor technologies (see Fig.1.3) are available for the designs of components 
of the front-end modules are discussed next in the section. 
RF Loss 	 RF Loss 
Thermal 
Conductivity 
Break Down 
Voltage 
Tunability 
(a) GaAs ➢ High mobility 
Poor tunability 
RF Loss 
Linearity 
High Q 
Passives 
Tunability 
(b) SOI ➢ Alternative 
solution 
Thermal 
Linearity Conductivity 
High Q 
Passives - Break Down 
Voltage 
Thermal 
Conductivity. 
Break Down 
Voltage 
Linearity 
High Q 
Passives 
Tunability 
(c) Bulk{➢ Challenging! 
Figure 1.3: Semiconductor device technologies performance vs. ideal target for the 
component of front-end module (a) GaAs (b) SOi and (e) Bulk. 
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1.3.1 Gallium arsenide (GaAs) 
Gallium arsenide (GaAs) offers the higher RF mobility, high breakdown voltage 
low RF loss and good linearity making it the substrate material of choice for GHz 
frequency applications (see Fig. 1.3 (a)). As for as applications of this technology for 
RF system, it faces some limitations in-terms of digital integration, high cost, power 
hungry and complex fabrication process [1.12]. 
1.3.2 Silicon-on-Insulator (S01) 
It can be seen from the semiconductor device hexagonal performance graph, as 
shown in Fig.1.3 (b), SOI satisfies all RF performance requirements. Continuous 
substrate improvements including process and fabrication steps further improve the 
RF capability of this technology [1.13]. The thermal conductivity of SO1 can be 
addressed with a proper thermal strategy or by proper BOX engineering. This 
technology opens the door to full RF front-end module integration, including multiple 
functions on a single chip [ 1.13]. This technology extremely good analoglRF 
performance can be achieved as it isolates signal from  noise and maintain signal 
integrity [1.13]. It also shows a good insertion loss and brings at the same 
programmability level as a standard silicon bulk substrate [1.13] [1.14]. The details 
outlooks of SOI technology has been elaborated in Chapter 2. 
1.3.3 Bulk silicon 
The major issues with bulk silicon technology in-terms of substrates and their RF 
properties are poor linearity and high RF signal loss as shown in Fig. 1.3(c). Using 
triple wells and high-resistive bulk are options to improve those parameters. but 
making switches remains extremely challenging. The semiconductor industry has 
spent the past decade trying to make power amplifiers using silicon bulk substrates 
and standard CMOS processes [1.4]. But performance parameters such as voltage 
handling, passives quality and high RF loss raise many challenges in designing 
high-performance power amplifiers. Bulk CMOS is mainly used for chips requiring 
7 
Introduction 
high digital processing integration [ 1.4]. Due to above stated reasons, a cost effective 
SOI technology for RF applications is considered in this work. 
1.3.4 Why SOI preferred for GHz Range? 
Consumer demand requires portable . wireless devices those are cheap, have 
minimum size and wieght, as well as long battery life, from a circuit point of view, 
these requirments translate to a high level of integration, as well as low suply voltage 
[ 1.13]. The optimum technology choice for an RF application is complicated by 
issues of performance, wafer cost, level of integration, and time-to-market. 
Nano-scale SOI CMOS technology appears to be a feasible and cost-effective 
integration solution for mobile communication systems with low power consumption 
[1.15]. 
The Iast decade has witnessed the relentless increase in digital and analog 
integration of silicon VLSI technology, with SOI CMOS as the promising candidate 
for high performance analoglRF applications. Opportunities for the nanometer SOI 
CMOS technology are the high gain and cut-off frequency, as well as the low RF 
noise with the low supply voltage and power consumption [1.14]. In recent years, it 
has emerged as a serious contender for low power high-performance GHz 
applications [1.13]. 
In this work, a cost effective RF technology solution based on SOI MOSFETs is 
considered as possible successors to bulk technology. It is because of with properly 
engineered processes and devices; the SOl technology offers decreased drain and 
source capacitance to the body, which is desired in GHz application. [1.2]. 
In addition, significant improvement such as low voltage operation due to the 
inherent suppression of SCEs has been achieved [1.13]. The advantages of SOI 
technology compared to bulk are reduced parasitic capacitance and easy lateral 
isolation [1.4][1.13]. SOI technology offers nearly 30-40% performance 
improvement over bulk CMOS technology. The following points confirm the 
superiority of the SOI technology compared to bulk. 
1. Lower power consumption 
1 Greater integration density with digital section 
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3. Better Radiation hardening as compared to bulk 
4. Enhanced latch up immunity 
5. Less performance variation over temperature 
6. Better immunity to crosstalk effects especially in tale communication devices 
7. Reduction of parasitic components at high frequency 
8. High resistivity (HR) SOI substrate is the most promising substrate for 
mixed-mode ICs and system on chip applications for low power GHz range 
frequency. 
From the above discussions it is obvious that SOI has desired attributes for low 
power RF applications. 
1.4 Comparisons of RF Technologies 
The competition among the various technologies for RF applications is a very 
complicated issue due to a number of competing factors. Wireless RF transceiver 
circuits have very broad range of requirements, including noise figure (N.F), gain 
,linearity and power dissipation [1.16]. The advantages and disadvantages of each of 
the competing technologies such as Si-CMOS, BJTs, Si/SiGe, and GaAs MESFETs, 
p-HEMT and GaAs HBTs has been examined by L.E. Larson [1.16] in the light of 
these requirements. The applications scenario of these technologies has been 
discussed in [1.15]. Hiroshi [1.17] has examined the advancement in RF CMOS 
technology. Based on [1.4]-[ 1.13I [1.18] general performance comparison of RF SOI 
CMOS and bulk can be made as summarized in Table 1.3. 
Table 1.3: Performance comparison of SOI and Bulk. 
Parameters Sol BULK 
1o„II0ff better poor 
JT/jMAX better poor 
gj g. better poor 
NF better poor 
Linearity better poor 
Mixed with digital signal better poor 
Pdc better poor 
Internal heat generation poor better 
I 
Introduction 
Ion/lof : 	On current.' off current 
fT,' jmA,~ : 	Transit-time frequency/ maximum oscillatory frequency 
gn,/ gds : 	Tranconductance I output conductance 
Pdc : do power consumption 
1.5 Motivation 
The trend in today's wireless system is towards high performance, low cost and 
long battery life [1.1]. The supply voltage available in wireless system has gone down 
from 3 V to IV [1.1]. The lower power supply voltage offers the same current out of 
a given battery volume over a longer time span. The motivation behind this research 
is to provide the design engineer with the capability to design, characterize, and 
develop a new or novel device model in the circuit environment so that it can be 
operated at low power GHz frequency applications. Hence, a smaller design space is 
established before expensive wafers (in-terms of cost and time) are manufactured. 
SOT is a semiconductor wafer technology that produces higher performing, lower 
power (dynamic) devices than traditional bulk silicon technology [1.2]. SOI is 
obtained by placing a thin insulating layer such as silicon oxide or glass, between a 
thin layer of silicon and the silicon substrate. This technique helps in reducing the 
amount of electrical charge (limited to the channel) that the transistor has to move 
during a switching operation, thus making it faster and allowing it to switch using less 
energy [1.19]. SOT chips can be as much as -25% faster and use -30% less power 
than today's bulk complementary metal-oxide semiconductor (CMOS)-based chips 
[ 1.2]. SOI chips tend to cost more than their standard silicon counterparts, so it has 
been primarily used for high-end applications that can justify the incremental costs 
for the performance gain, such as portable computing devices, as shown in 
Fig. 1.3 (b). 
The optimum technology choice for an RF application is complicated by issues of 
performance, wafer cost, integration and time-to-market. GaAs has been used 
extensively for RF applications, but whenever cost, power consumption and 
integration are important technology criteria, CMOS is an excellent choice [1 .5]. Low 
power consumption is particularly important in mobile communications due to 
limited battery life. One approach of meeting this challenge is to create a reduced 
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power in RF system-on-chip that contains digital, analog and RF portions of the 
design on the same die [1.6]. 
Device design and performance investigation at RF frequencies is necessary to 
allow accurate prediction of circuit performance prior to fabrication. The ultimate 
goal in designing is a versatile model with few parameters (less than 20) and good 
performance in all regions of operation including high frequency operation. To 
overcome the design trade-off between intrinsic gain (A„) and transit-time frequency 
fT, some techniques such as thin body, graded channel, halo doped and multiple gate 
design have been discussed as given in Chapter 3. But it is difficult to control the 
dopant profile and full fill the requirement of high frequency circuits. Therefore, on 
alternative and innovative techniques are required for improving analog performance 
metric. So, in this work we use the concept of gate-underlap also known as 
source/drain extension (SUE) engineering to significantly improve the performance 
of the device for high frequency applications. Much work has been done in the 
investigation dc performance of gate-underlap SOT MOS designing in all regions of 
operation [1.13] 11.20]. However, RF performance of gate-underlap SOI-MOSFETs 
has not been carried out in such a details. The details of gate-underlap device physics 
and optimization were carried out in Chapter 3. 
The small-signal - model parameters of the device have been extracted in low 
moderate inversion region and validated with measured data up to 20 GHz range 
frequency. An overall (including non-quasi-static and extrinsic parasitic effects) 
small-signal model of designed device has been developed. The comparison of 
Y-parameters of 2D ATLAS with overall modelled value (up to 20 GHz) has shown 
an excellent matching (with an average error of <5%), whereas results from quasi-
static (QS) predictive technology model (PTM) differ significantly (>20%). 
Comparison with limited measured data shows that simulated results are in well 
conformity, especially high frequency noise, which is most important for the design 
of LNA for high frequency applications. These results suggested the possibility of use 
of gate-underlap device technology in the design of key blocks such as LNA and 
mixer for high frequency applications. 
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For the validation of the developed device model, the circuit of the LNA has been 
designed for wireless LAN applications: The results obtained from the simulation are 
authenticated with measured data and found to be in conformity. In addition, a 
dual-bands cascode mixer (2.4GHz and 5.8GHz) has been designed using the 
large-signal SOI-BSIM4 model by incorporating some of extracted key parameters of 
gate-underlap device. The obtained results of mixer are verified with experimental 
data and found in well values. 
Furthermore, the work presents the effects of process parameters variations 
underlap SOi-MOSFETs (underlap SOI technology engineered with spacer covered) 
on linearity investigation of cascade - LNA using mixed mode simulation. The 
simulated results have been validated with measured data. The results obtained in this 
work provide the feasibility of RF SOI devices to meet the requirement of wireless 
system. 
1.6 Thesis Contributions 
In this thesis, a critical review of Silicon-on-Insulator (SOI) technologies has been 
presented. Among them fully depleted (FD) SOI MOSFETs has been found to full-fill 
the requirement for design of front-end blocks. The different FD-SOI device design 
approaches such as thin body, graded channel, halo dope, multiple gate and 
source/drain extension (SDE) region also known as gate-underlap technology have 
been elaborated, in this work. Among them, SDE design was found suitable for low 
power GHz applications. Therefore, the basic SDE device physics and various terms 
like natural lengthy, threshold voltage, optimum silicon film thickness and effective 
gate length Leaf has been explained. 
In SDE engineering highly doped source and drain region is away from the gate 
edge by a distance's' known as spacer. The Gaussian doping profile along with lateral 
sourceldrain doping gradient d nm/decade is used, instead of abrupt doping profile 
used in conventional design. Undoped thin silicon film is used for enhanced channel 
mobility, avoids random dopant fluctuation and reduces short-channel effects (SCEs) 
as well as achieved low "off' current I. 
I2 
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This device design technology is more beneficial in Iow, moderate inversion 
region (suitable for low power applications). In this kind of design with highly doped 
SDE regions extra series resistance can be minimized to achieve higher "on" current 
I. This source/drain engineered device is very advantageous from analog 
perspective, due to the bias dependent effective gate length Leff and it is related by s 
and lateral doping gradient d. 
In this design technique for larger value of s and lower value of d, Leff will be 
larger than physical gate length LG (Lea > LG). However, larger value of s provides 
higher series resistance- and reduces Ion while lower value of d corresponds to an 
abrupt phenomenon which is hard to realize in actual fabrication scenario, On other 
hand smaller value of s and higher value of d result in Leff smaller than LG 
(Leff < LG), which results in higher drive current, higher peak transconductance, 
higher output resistance than a conventional (abrupt) design. But smaller value of s 
contributes higher inherent capacitance whereas higher value of d would cause 
significant fluctuation in the dopant underneath the channel, resulting in undesirable 
effects. Therefore, for optimal performance of nano-scale SOI-MOSFETs careful 
engineering of SDE regions (which are determined by d and s) is required. This result 
in improved SCEs and reduced parasitic effects in nano-scale SOl-MOFETs for low 
power GHz applications. 
A strong demand of lower VTH to improve the [pn for high-speed operation, leads 
to an increase in off-current (Ioff) for nano-scale FD configurations, This further leads 
to a negative consequence of increase in stand-by power consumption in integrated 
circuits designed with nano-scale SOl-MOFETs. Therefore, remedy for this Ioff can 
be reduced by an efficient control on SCEs by reducing the silicon film thickness T,;. 
However, as the gate length is reduced below 1 00nm, fabrication of ultra-thin defect 
free T5; remains a technological challenge. Reducing the T$; introduces an external 
parasitic resistance in series with the channel that degrades the Ion. - Therefore, the 
optimization of s, d and TS; for SCEs immunity must be carefully considered for high 
Ionlloff current ratio. By increasing doping gradient for a low value of spacer, (with 
given TS,) at the gate edge not only reduces Lea (increase SCEs) but it also draws 
more carriers in to the spacer region near the gate edges, thus it increases L. 
l3 
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Therefore, lateral source/drain doping gradient d along with the spacer s and silicon 
film thickness T5; presents a design trade-off between acceptable SCEs and parasitic 
series resistance for low power and high frequency applications. Therefore, in this 
kind of scenario the source/drain extension (SDE) regions must be carefully 
engineered for the overall improved high frequency performance of a nano-scale 
device. 
In order to find analytical evolution and insight of underlap fully depleted (FD) 
SOI MOSFETs with lateral source/drain doping gradient, 2D Poisson equation in 
silicon film. in low moderate inversion region has been discussed. Furthermore, the 
device design has been authenticated through ATLAS TCAD. The simulations were 
performed with drift diffusion model (DD), field dependent mobility model 
(FLDMOB) and Lambardi CVT (known as CVT mobility model). 
In addition, the effects of process parameters like silicon film thickness T$;, oxide 
thickness To,,, gate length LG and spacer s, on threshold voltage VmH, RF performance 
matrices such as intrinsic gain AV, transit-time frequency f1  and maximum oscillatory 
frequency fMAX, have been carried out in low moderate inversion region, targeting for 
low power and high frequency applications. Through, simulation the optimized values 
of process parameters have been found as L0=90nm (effective gate length Le ff 
130nm),T51n0.3xLG, Tox 3nm and s =0.8xLo with device width, W=64grn at 
constant lateral doping gradient d=5nm/decae with gate overdrive voltage 
VoQ=90mV. Using an optimized device design parameters it has been found that the 
device exhibits A„ of =25 dB in Iow moderate inversion region (Voo =Vos — VTH < 
90 mV, where VOD, VGS and VTH are the overdrive, gate and threshold voltages, 
respectively) at operating frequency of 20 GHz. 
An accurate non-quasi-static (NQS) small-signal model (including extrinsic 
parasitic effects) for the optimized device along with detail parameter extraction has 
been presented in this work. The comparison of Y-parameters of 2D ATLAS with 
the model developed (up to 20 GHz) has shown an excellent matching (with an 
average error of <5%), whereas results from quasi-static (QS) predictive technology 
model (PTM) differ significantly (>20%). Optimized underlap device shows 
transit-time frequency fT and maximum frequency of oscillation fMAX, ,108 and 
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-130 GHz respectively, with noise figure (NF) -2.8 dB and exhibits unilateral power 
gain (ULG) X38 dB at 20 GHz. Comparison with limited experimental data shows 
that simulated results are in well conformity, which suggests the possibility of use of 
gate-underlap device technology in the design of blocks like LNA for low power GHz 
applications, 
At circuit level the validity of this proposed NQS overall model of underlap 
device has been explored by designing a cascode LNA operating at 5.8 GHz. The 
LNA designed using the model has shown good matching at the input (Si c- -15dB), 
output (S22= -1 6dB) and gain S21 - 15dB at operating frequency of 5.8 GHz. A new 
Figure-of-Merit of LNA (FOMLNA) involving available power gain G, noise factor F 
and dc power consumption P3G has been proposed. Using proposed FOMLNA,  it has 
been found that LNA design based on underlap gives significant (nearly six times) 
improvement compared to non-underlap (simulated using PTM model, Lo= 130 nm). 
Furthermore, comparison with limited measured data (180 nm bulk), it was found 
that our design performance (in-terns of FOMLNA) is nearly three times higher. 
In addition, some of the key extracted parameters of gate-underlap device 
(gate-source capacitance Cgs, gate-drain capacitance C5d, drain-source capacitance 
Cds, gate, source and drain contact resistances R8 , RSe and Rae, respectively) were 
used in large signal SOI-BSIM4 model and design of dual-bands cascode mixer for 
2.4GHz and 5.8GHz bands has been carried out. The designed mixer has been found 
to give isolation for LO-to-IF as - -20dB, LO-to-RF as --18dB and RF-to-IF as 
-13 dB at 2.4GHz, whereas these isolations, at 5.8GHz, were found as --16dB, 
-14dB and --ll.5dB, respectively with fixed intermediate frequency f F of 
100MHz. Furthermore, the mixer demonstrated conversion gain G, f 13dB and 
linearity IP3= 2.5dBm at 2.4 GHz whereas these are -10dB and 1.5dBm at 
5.8GHz, respectively. A new Figure-of-Merit for mixer (FoMmixer)  involving G,, NF, 
IP3 and dc power consumption Pdc, has been proposed. Using FoMmixer  it has been 
found that dual-bands designed mixer shows higher FoMMixer  compared to non-
underlap FoMmixer available in literature. 
Linearity is very essential issue for GHz wireless system. Therefore, in this work, 
effects of process parameters variations of underlap FD-SOI MOSFETs on linearity 
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of cascode LNA for wireless LAN has been presented. By quantifying the linearity 
of the LNA in-terms of third order intercept (IP3), the paper presents guidelines for 
optimum value of s, Ts;, d and Lo of the underlap device for linearity enhancement 
of the LNA. Based on a new Figure-of-Merit of LNA (FoMLNA)LARGE  involving 
available power gain G, linearity IP3, noise factor F and do power consumption Pdc, 
it has been found that (FOMLNA)LARGE in double gate (DG) configuration is almost 
four times higher than single gate (SG) at the optimum gate overdrive VOD 575mV. 
This is due to a combined -effect of higher value of G and. IP3 in the DG 
configuration. 
By comparing with limited available experimental data for 180nm bulk 
technology, it has been found that optimally designed and biased LNA using underlap 
SOI MOSFETs with LG=6Onm (effective gate length Len' -92nm) gives almost five 
times improvement in the proposed (FoMLNA)LARGE. Therefore, the works carried out 
in this thesis demonstrate that gate-underlap FD-SOI is strong candidate for 1-10 GHz 
applications. 
1.7 Outline of the Thesis 
The work presented in this thesis has been organized in seven chapters and their 
details are as discussed below: 
Chapter 2, presents the critical reviews with commercial arena of the SOI 
technology for GHz applications. Different FD-SOI device design approaches along 
with complete flow chart for gate-underlap (SDI) design for analog/RF applications 
have been presented in Chapter 3 
Chapter 4, deals with full parameter extraction based on modified 
non—quasi-static (NQS) small-signal equivalent circuit in low moderate inversion 
region of transistor operation. The performance of extrinsic and intrinsic parameters 
of small-signal model has been verified up to 20 GHz frequency. The simulation of 
Y-parameters using device simulator ATLAS TCAD and results generated using the 
model are carried out and compared with predictive technology model PTM 
(quasi-static) as well as with previous published measured data. 
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In Chapter 5, key wireless block elements such as LNA was designed and 
implemented to show validity of the device model developed in this work. Simulated 
results are authenticated with experimental data and found in well conformity. Some 
of the key extracted parameters of -gate-underlap device (gate-source capacitance Cam, 
gate-drain capacitance Cgd, drain-source capacitance Cds, gate, source and drain 
contact resistances Rge, RSe and Rd, respectively) were used in large signal 
SOI-BSIM4 model and design of dual-bands cascode mixer for 2.4GHz and 5.8GHz 
bands has been carried out. A new Figure-of-Merit for mixer (FoMmixer) involving G, 
NF, IP3 and dc power consumption Pd,  has been proposed. Using'FoMmixer it has 
been found that dual-bands designed mixer shows higher FoMMixgr compared to non-
underlap FoMmixer  available in literature. 
Chapter 6 covers, the investigation of linearity of cascode LNA for wireless LAN 
applications by varying the process parameters of gate-underlap SOI MOSFETs in 
both single gate (SG) and double gate (DG) configurations has been carried out. The 
LNA has been designed using new engineered (spacer of gate-underlap SOI device 
covered with High-k (Si3N4) dielectric)) in SG and DG configurations using mixed 
mode ATLAS simulation. In this scenario the parasitic effects of contact resistance 
and overlap capacitance have been incorporated in to mixed mode simulation, which 
combines the merits of device and circuit both in simulation and relevant, 
particularly, when more than one transistor are connected. Furthermore, the linearity 
of the LNA has been verified by varying the process parameters (LG, T5j, s and d) of 
the designed devices and authenticated with measured data and finally, conclusions 
and outlooks for future work are discussed in Chapter 7. 
There are four appendices which are included in this work. Appendix A explains, 
the basic steps involved in the design of gate-underlap device, such as structure 
specification, numerical method assigning, electrode and doping level allocation as 
well as basic statements involved in mixed mode simulation. Appendix B gives the 
overview of different types of the gain expression. The summary of the SOI-BSIM4 
model parameters card has been given in appendix C, whereas, appendix D gives 
summary of S-parameters, harmonic balance (HB) and two-tone HB simulations. 
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A CRITICAL REVIEW OF 
SILICONON=INSULATOR (SOS 
TECHNOLOGY 
2.1 Introduction 
The nano-electronics industry is driven by the need of high performance devices 
and circuits for digital and analog applications, which is acquiring very rapidly the 
electronic productions markets [2.1]. From many years, bulk MOSFETs were 
considered as the only viable solution to satisfy the well-known Moore's Law, which 
states that the performances of processors are doubled every eighteen months. 
Historically, device scaling remains the primary method by which the semiconductor 
industry has improved performances and productivity [2.1][2.2]. In nano-scale 
technologies, the reduction of the dimension of the devices increases the numbers of 
technological challenges to be solved. The short-channel effects (SCEs) and the 
increase of junction leakage current make difficult for the industry to follow the 
Moore's Law with bulk devices [2.3]. 
As shown in Fig.2.l, the performance of bulk devices and circuits will not be able 
to follow the Moore's Law. But, as it can be seen from Fig. 2.1 that the use of SOI 
can help to improve the performances [2.]]. Although it was considered twenty years 
ago as an exotic technology, now SOi has reached maturity. This technology has been 
widely demonstrated and recognized for realization of high speed and low power 
digital [2.2] and analog [2.3] CMOS circuits, as well as for well performance under 
extreme high temperature [2.4] or radiation conditions. The explosion of portable 
devices for wireless communication systems has opened up a great interest for SOI 
technology [2.3]. With advancement in state-of-the-art electronic systems and a huge 
20 
10 
A Critwa(Reviaw ofSi&uon-on Insulator (SOI) Technology 
demand for low-cost high-speed mixed-signal integrated systems, a considerable 
effort has recently been made to migrate from GaAs to CMOS silicon process [3.3]. 
Since SOI CMOS devices present a very good high frequency behavior and low-
power consumption, it is of great interest to use them in RF circuit design [2.1]. 
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Figure 2.1: Evolution of the relative performance of SOI and bulk MOSFETs 
compared to the Moore's Law. 
In the last decade, the MOS transistor channel length scaled down to deep 
sub-micron and improved device performance in terms of cut-off frequency fT. has 
been achieved. Recently, a 45 nm partially depleted (PD) SOI CMOS technology 
with fT of X485 GHz has been reported [2.3]. Such value of fT well above 100 GHz 
offer a comfortable frequency margin for designers. Recently, many designs of 
different RF blocks have demonstrated the interest of this technology for low-voltage 
and low-power applications [2.3]. Fig.2.2 shows the evolution of transition frequency 
fT and maximum frequency of oscillation fM in the CMOS technologies. Moreover, 
the SOI technology has many advantages compared to the conventional bulk 
technology such as: lower substrate parasitic capacitances, smaller devices without 
latch-up phenomena, reduction of SCEs, improved sub-threshold slope (S) and 
possibility to use high resistivity substrate to improve the quality factor of passive 
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elements and RF performance matrices (fr and fM, ) [2.5] [2.61. All these advantages 
make the SOI a competitive technology for RF applications. The factors of merit 
comparison of bulk, partially depleted (PD)-SOI and fully depleted (FD)-SOI are 
summarized in Table 2.1. 
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Figure 2.2: Evolution of transit-time frequency (fT ) and maximum frequency of 
oscillation (f x) of nMOSFET vs. gate length Lo (nm) for SOI and bulk technology 
[2.3]. 
The aim of this chapter is to present a critical review of SOI technology. This 
chapter has been organized as follows: Section 2.2 gives an overview of SOI and bulk 
technologies. The comparisons of FD and PD-SOI MOSFETs including their 
structures have been presented in section 2.3. In addition, their theoretical aspects and 
mathematical expressions for electrical characteristics of the SOI-MOSFETs have 
been carried out in section 2.4. Section 2.5 introduces how SOI wafers are 
fabricated? Why FD-SOI preferred in this work is discussed in section 2.6. 
The commercial prospective of FD-SOI MOSFETs has been discussed in section 2.7 
and finally conclusions are given. 
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Table 2.1: Factor of merit for comparison of Bulk, PD and FD-SOI MOSFETs 
[2.1]. 
Transistor type Bulk PD-SOI FD-SOI 
Approximate substrate die cost (300nm) $ 300 $ 1000 $ 1000 
Active silicon thickness (am) > 1000 - 100 <40 
Sub threshold swing (mV/dee) >120 80 - 120 65 - 80 
Junction capacitance Large Small Small 
Diode leakage Large Small Small 
VTH sensitivity to Si thickness None Medium High 
Extreme environment performance (upto 300°G) Poor Good Good 
Series resistance 	- Low Medium High 
VTn sensitivity to buried oxide (BOX) charges None Low High 
Transconductance High Medium Medium 
Kink effect None High Medium 
Linearity Low Medium High 
Integration Low Medium High 
Noise High Medium Low 
Floating body effect None Large Small 
Circuit design Difficult Difficult Easy 
2.2 Comparison Between SOI and Bulk Technologies 
The success of the SOI technology is due to its buried oxide (BOX) superiority 
compared to the conventional bulk silicon technology. The advantages of the BOX 
make this technology one of the most promising candidates in the future [2.7] [2.8]. 
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In SOI structures (see Fig. 2.3), the top active silicon region is separated from the 
underlying substrate by a thick insulator layer (BOX) where as a bulk MOSFETs is 
built a top the surface of a monocristalline silicon wafer (see Fig. 2.4). 
Thanks to the BOX layer, the SOI devices are insulated from the substrate [2.9]. 
So, there is no need to further isolate the devices from one another as in the case of 
bulk silicon. This technique in SOl minimizes the area occupied by the MOSFETs 
and offers a higher integration density and avoids crosstalk in telecommunication 
devices [2.10]. Moreover, the source/substrate and drain/substrate junction's 
capacitances and leakage currents are radically reduced. The reduction of the parasitic 
capacitances of the MOSFET increases the f1  and fMAx of the transistor, allowing very 
high speed devices compared with the bulk silicon devices. Another way of 
comparing the devices is that, for the same speed of SOi and bulk CMOS 
technologies, the SOI CMOS devices have a lower power-consumption due to lower 
parasitic and improved SCEs [2.10]. The insulation from the substrate also provides 
immunity against the unwanted thyristor triggering (also called latchup parasitic 
effect) [2.41 [2.10]. 
In the _ SOI-MOSFET, the space charge in the thin film of silicon Ts; is well 
controlled by the gate. As a consequence, the well known SCEs are reduced when 
compared to classical bulk MOSFET. As discussed in [2.1], the SOI MOSFETs 
exhibit, the inverse sub-threshold slope is lower than in a bulk MOSFET, allowing 
better performances in particular at low power applications. In addition, the SOI 
technology provides a good insulation from substrate injection noise (crosstalk) due 
to the oxide insulation between devices especially between the analog and digital 
devices on same chip [2.11] [2.12]. As seen earlier, the BOX layer offers a isolation 
between the active device region and the bulk substrate. This provides an additional 
degree of freedom when selecting the resistivity of the substrate. Using nearly 
intrinsic substrate to reduce the capacitive coupling and the losses whereas it is 
impossible in bulk technology due to latch up problem. 
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Figure 23: Illustration of a cross section of SOI MOSFET. 
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Figure 2.4: Illustration of a cross section of bulk MOSFETs 
2.2.1 Reduction of substrate parasitic capacitances 
Capacitances are a key factor for the high frequency performances considerations 
of devices [2.12]. Any reduction of the total capacitances of MOSFETs will increase 
the "1r and .MAX of the transistor, and allowed to use the circuits at higher frequency 
range. In the bulk devices, due to higher doping level in the source and drain region 
the parasitic capacitance between source and drain to substrate are high[2.1]. With 
properly engineered processes and devices, the main benefit of SOI technology 
consisted of the fact that the drain and source capacitance to the body of the MOS 
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transistors are dramatically reduced [2.3]. due to inherent suppression of SCEs. these 
types of devices can be operated at lower supply voltage. Another advantage in SOI. 
the maximum capacitance between junctions and the substrate is the capacitance of 
the BOX. This capacitance is fixed by the thickness of the BOX layer. Thanks to the 
lower value of its permittivity, compared to silicon, these capacitances are smaller 
than what we can expect for bulk MOSFET [2.6]. 
2.2.2 Small devices without latchup 
The most important effects in bulk devices is latchup effects problem. This effect 
consists in the triggering of an unwanted PNPN thyristors which is present in the 
bulk structure (see Fig. 2.5(a)). In SOI. there is no path for any current between the 
terminals of the devices. "Therefore, there are no any latchup effects in SOI devices 
as shown in Fig.2.5 (h). 
In r:nrn 	 v.... 
(a) 
In 
Vnu 
GIN 	 ►u t 
(b) 
Figure 2.5: Cross section of a CMOS inverter in (a) bulk and (b) SOI technology. 
The parasitic thyristor in bulk inverter has been highlighted. 
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2.2.3 	Reduction of short-channel effects (SCEs) 
The reduction of the SCEs is necessary to increase the operating frequency of 
devices and circuits at low power. This effect is related to the loss of control of the 
channel by the gate. In the case of SOI MOSFET the space charge in the thin film of 
silicon is well controlled by the gate. As a consequence, the SCEs are reduced when 
compared to classical bulk MOSFET and more details can he found in [2.8] [2.13]. 
2.2.4 Better inverse sub-threshold slope 
The inverse sub-threshold slope is defined as the inverse of the slope of the IDS 
vs. Vey characteristics curve in the sub-threshold regime. Also. it indicates how 
effectively the flow of drain current of a device can be stopped when Vas is decreased 
below threshold voltage V iii It has been proved and demonstrated in [2.5] that the 
SOI MOSFET has a lower inverse sub-threshold slope than a hulk MOSFET. 
allowing better performances" and particular in low power applications. The more 
details about the SCEs (e.g. S and DIBL) can be sound in (2.l3. In the next section 
different types of SO1 devices have been explained. 
2.3 Different Types of SOl-MOSFETS 
The physics of SOl-MOSFE I,s is highly dependent on the silicon film thickness 
T„ and the doping concentration of the T„ in which they are made. Two types of 
devices can be distinguished: devices in hich the T„ film in the channel region is 
completely depleted ("fully depleted device" or "FD device) and devices where the 
T, in the channel region never completely depleted ("partially depleted device&' 
or "PD device"). In this section the influences of the thickness of the T, has been 
shown with comparing the FD and the PD structures. In bulk device (see Hg.2.4), the 
depletion zone extends from the Si-SiO2 interface to the maximum depletion width 
d,,. which is classically expressed by (2.1) as discussed in 12. 11: 
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dmax = 4cSi (PF/{1NA 	 (2.1) 
Where rpF and -Si are the Fermi potential and the permittivity of the silicon, q is the 
charge of the electron and NA is the density of acceptors doping. 
2.3.1 Fully Depleted SOI MOSFETs 
In this type of device (Fig. 2.6(a)), the silicon film thickness, Tsi, is smaller or 
equal to dmax. In this case, the silicon film is fully depleted at threshold, irrespective 
of the bias applied to the back gate (with the exception of the possible presence of 
thin accumulation or inversion layers at the back interface, if a large negative or 
positive bias is applied to the back gate, respectively) [2.1]. FD device is virtually 
free of kink effects, if their back interface is not in accumulation. In addition, this 
type of device exhibits the most attractive properties, such as low electric fields, high 
transconductance, excellent short-channel behavior, and quasi-ideal sub-threshoid 
slope characteristics [2.14]. 
2.3.2 Partially Depleted SOI MOSFETs 
In the PD-SOI device as shown in Fig.2.6 (b), T5; is larger than twice the value of 
dam. In such a case, there is no interaction between the depletion zones arising from 
the front and back interfaces [2.1]. A neutral region exists beneath the depletion 
regions. If this neutral piece of silicon, called the "body", is connected to ground by a 
"body contact", the characteristics of the device will exactly be those of a bulk 
device. If, however, the body is left electrically floating, the device will present some 
effects called the "floating body effects", such as the "kink effect". In addition, the 
presence of a parasitic open-base NPN bipolar transistor between source and drain 
influences the device properties. The structures of these two devices (FD and PD) are 
presented in Fig 2.6 (a) and (b) and their properties are described in the next section. 
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Figure 2.6: Illustration of a simplified capacitive network seen from the gate of (a) 
a fully depleted and (b) a partially depleted SOI MOSFET. 
2.3.3 Properties of FD and PD Devices 
In SOI technology, on the basis of device structure there are two distinct families 
of devices have been categorized: the FD-SOI and the PD-SOI. The difference 
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between these families is the thickness of the maximum depletion zone d,,,,`   as 
discussed in the previous section. In the SOI devices above the BOX there is a 
silicon film thickness and oxide layer similarly below the BOX a silicon substrate 
(Body) is situated as shown in Fig. 2.6 (a) and (b). Front gate of the SOI structure 
imposes a potential on its Si/SiO2 interface and as a results induces specific working 
modes (accumulation, depletion or inversion). When the MOSFET is working in 
inversion mode, the thickness of the depleted zone is maximum. The maximum 
thickness of each depleted zone is approximately calculated using (2.1). 
In the FD-SOI-MOSFET, the depletion zone is controlled by the front-gate 
potentials via the gate-oxide (C„,1 ) and buried oxide capacitances (C), respectively. 
In FD-SO1 C. is due to completely depleted region, whereas in PD-SOI, it is mainly 
due to undepleted part of silicon region as shown in Fig. (2.6(a) to (b))[2.151. VGS is 
the front-gate potential «hereas C,,. C0t, and C,„n are the capacitance of silicon film. 
BOX and the substrate capacitance, respectively. In FD-SOI where body is grounded 
therefore. CS(,13 has negligible effects. 
Interface coupling induces a dependence of the electrical properties of one 
interface from the bias applied to the other interface. So. the characterization of the 
front interface depend on the back interface and then on the quality of the BOX and 
Si/SiO, interface. Each transistor family presents specific effects: kink effect in PD 
devices and interface coupling phenomenon in FD devices. In thicker film FD-SOI 
coupling phenomenon has been avoided due to absence of coupling of front to gate. 
In this work relatively thicker T,, has been used to avoid coupling effects. The PD and 
FD devices have some limitations such as kink effect (in PD) and sensitivity of 
process parameters (in FD) %%hich are discussed below: 
The kink effect in PD-SO! device is due to majority carriers, generated by impact 
ionization, \\hich collects in transistor body. The body potential is raised which 
reduces the threshold voltage V11. This feedback gives rise to extra drain current 
(kink) in I lls-V1)s characteristics, which is quite annoying in analog circuits design. By 
taking one example with L(, - 0.25µm and device width W = 80µm the kink effects 
in PD-SOI is demonstrated as shown in Fig. 2.7. Whereas in the FD transistors. the 
10 
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l'. has a direct influences on device V-rE{. Therefore, it becomes necessary to carefully' 
control T,; thickness to avoid some possible V.I.,, dispersion, 
Furthermore. T„ thickness has a strong impact on series resistance, higher value 
for thinner thickness and vice-versa. As discussed in [2.16]-12.18] the FD-MOSFETs 
are known to provide superior characteristics than their PD counterparts in-terms of 
/i , gam, and noise. Therefore, in this work FD-SOI MOSFET is preferred. 
0.0004 
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0 	0.5 	1 	1.5 	2 	2.5 	3 	3.5 
Figure 2.7: Output characteristics of partially depleted SOI MOSFETs with a gate 
length L(;=O 25pm and device width W=80 µm, simulated with ATLAS. 
2.4 Theoretical Insights 
Some of the parameters like threshold voltage. VIII, sub-threshold slop S. 
drain-to- source current IDs and transconductanse gm are the important part of the 
design. Therefore, in this section mathematical expressions of these electrical 
characteristics of FD-SOI MOSFETs have been presented. 
31 
A Critica(q?eyiew ofSi(icon-on-Insulator (Sol) Technology 
2.4.1 Threshold voltage 
In SO[ MOSFET, the threshold voltage (V1 ,11 ) is defined in the same way as for 
the conventional bulk MOSFET. The V It1 can be considered as the limit for which the 
channel is in depletion mode [2.19]. In case the body is floating, the potential of the 
substrate can be neglected and the expression of VI,fi for an n-channel transistor as 
discussed in [2.1] [2.20] is given below: 
9NAdmax 
VTH __ VFB + 2(PF + CoxI 
Where V FB is the flat band voltage. cpF is the Fermi potential; q is the charge of the 
electron: N;, is the density of acceptor atoms and 	is the gate oxide capacitance. 
Replacing the parameter d,,,,, by the expression (2.1) and introducing a new 
coefficient y, usually called the body-effect parameter, the threshold voltage of the 
PD-SOI n-channel MOSFE F can be expressed as: 
VTH 	 VFB + 2 	+ 
4ESi ~3NA ~VF 
= VFB 2 	+ 	Z  = FB 	CAF 	coxi r  ~PF Y ~F 	 (2.~) 
_ Jzrs qN . 
Cox1 
The influence of the both bias (Vs) on the V1 ,, in a thin-film SOI n-channel 
MOSFET is given h\: 
VTH = VFB + 2PF + \'4r. ogNA+PF =V8 + 
2(pF + Y Z~F — VB 	 (2.5) 
Only the last term depicts the dependence of V i 1; on (V1 ). When a negative bias is 
applied to the body, the Vii, increases as a square-root function of the body bias 12.1]. 
The V iii of the FD-MOSFF.T depends on the thickness of the Tt, [2.11. The V111 
must be constant, when the thickness of the thin film is reduced. the doping level N,; 
must be increased. or C~,,. i reduced. But an increase of the doping level N;\ induces a 
reduction of the maximum depth of the depletion region d. as defined by (2.1). In 
FD—SOl MOSFETs T'„- d maN in this case. the V-1- Fi will be expressed as [2.1]. 
QNATsi 
= VTH VFB + 2 PF + —N Coi 
From (2.6). it can be seen that V 111 decreases in thinner films (i.e. reduced depletion 
charge). until quantum effects arise and lead to the formation of a 2-D sub-hand 
(2.2) 
(2.4) 
(2.b) 
32 
A Critica(cceview ofSiCcon-on-Insulator (OI) Technology 
system. Therefore, it may be said that VFH  of the FD-SOI MOSFET depends on the 
TS,. Furthermore, if low doping level is used, like the natural doping level of the 
silicon film, the VT„ will be small. but nearly independent of the film thickness. 
Indeed, in that case, the expression of the VIH «ill be as expressed as: 
VTH = VFB + 2PF + qN 51 	VFB + 
2(pF 	 (2.7) 
From (2.7) it is clear that the V 111 of the FD-SOl MOSFETs is set by the gate work 
function. 
2.4.2 Sub-threshold slope 
Sub-threshold slope (S) is very crucial issue because the speed of the devices 
depends on S. If the S is sharper then device can be operated faster. It means S 
indicates how effectivel\ the flow of drain current of a device can be stopped when 
Vr;s is decreased belowV i-it. This can be calculated as discussed in [2.21]: 
S = 2.3kT(1+ ct ' +al si' 	 (2.8) 
9 	Coxt 	COXI 
Where a1 = the interface coupling coefficient. k=E3oltzman constant. T is temperature 
and q is the charge of the electron and Cir1 accounts for the influence of front 
interface traps. 
a -  CUx2+Clt2  < 1 i 
csi+c0 2+Citz 
Where C jtz accounts for the influence of hack interface traps. In the ideal case, where 
0 and the buried oxide is much thicker than both the film and the gate oxide 
(i.e. a1-0), the swing approaches the theoretical limit S = 60 mV/decade at 300K. 
Accumulation at hack interface does decouple the front inversion channel from hack 
interface defects but. in turn, makes a l tends to unity (as in bulk-Si or partially 
depleted MOSFETs) causing on overall degradation of the swing. 
The capacitances of the BOX and Si substrate are connected in series. Therefore, 
the swin<-, may be depending, essentially for thin buried oxides. on the density of traps 
and surface charge (accumulation, depletion, or inversion) at the third interface: 
BOX—Si substrate. The general trend is that the sub-threshold slope improves for 
thinner silicon films and thicker buried oxides. For the thin-film FD-SOI devices, the 
(2.9) 
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value of S is very close to the ideal case. However, the PD transistors can not exhibit 
S as good as FD devices. Therefore, this is a drawback of PD-SOI MOSFETs [2.1 ]. 
2.4.3 Drain-source current 
When the SOI MOSFET works in low moderate inversion regime. the 
drain-current is dominated by the drift of the minority carriers. In this case, the 
expression of the low moderate-inversion current in a long channel of SOI MOSFET 
can be calculated as discussed in [2. 1 ]. 
_ 	w 	1+« 
IDS — iiCOXi [(Vcs — VTH)VDS — 2 U
1
DS] 	 (2.10) 
Where W and [ 4, are the width and gate length of the transistor. V 111 and VDs are 
the, threshold voltage and drain-source bias current, respectively. The coefficient a is 
is used in (2.10) for FD-SOl and PD can be expressed as: 
a(FD) = 	Cs,COX 	 (2.11) 
Coxx(C_-j+C0x2) 
a(PD) - Cdep 	 (2.12) 
C xi 
The effect of the parameter a is often neglected in case of Fl)-SOI MOSFET (a = 0) 
and in case of partially depleted. 0.3 < u < 0.5 as discussed in [2. I]. In saturation 
region (Vt,s?Vl)s.limit), the drain-to-source current in a SO1-MOST . i can be 
expressed as: 
IDs _ w KOX, (U GS — VTH)Z 	 ().13) LG 2 (1+a) 
and Vr;5. hilt can be expressed as: 
VCS-VTH _ 	 1 
VDS, limit 	l+x 	 (-• 1 `~) 
It is important to note that the FD-SOI MOSFET exhibits a higher drain-to-source 
current I than the PD transistor for the same device size. The higher IDS value in FD 
is due to small value of a and it results in higher transconductance g,,,. The expression 
of gm for FD as discussed in [2.1 ] can be calculated as: 
_ aIDS _ w µCox 
gm — evc;s 	LG (1+a) . GS — UTH~ 	
(2.15) 
Using (2.13). final expression for gm can be expressed as: 
_ r zwrrCox~ 
t m — lL~ (l+a) IDS) 	 (2.16) 
I. 
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2.5 How SO! Wafers are Fabricated? 
SOI wafer quality is a key element to ensure a success at industrial level. It is 
necessary a control of the silicon film thickness T,,, buried oxide thickness BOX and 
of their surface roughness [2.22]. The challenge of SOI material fabrication lies in 
the production of a thin film of single-crystal silicon on top of an insulator, usually 
an oxide sitting on top of a silicon wafer. Ideally both the silicon layer and the oxide 
layer should be defect free. stress-free and should be uniform in thickness, and 
should display good interface properties [2.22] [2.23]. There are various 
technologies available for fabrication of SOI wafers as discussed in [2.22]. Among 
them. SIMOX is most popular technique and it is used for commercial production of 
SOI wafers [2.22]. Therefore, in the next section, a detail about this technique is 
presented. 
2.5.1 SIMOX fabrication process 
In the last decade, The Separation by IMplantation of OXygen or SIMOX process 
is considered to be the most promising among the various SOI fabrication 
technologies. It is synthesized by internal oxidation during the deep implantation of 
oxygen ions into a Si wafer [2.1]. 
The buried oxide (BOX) is synthesized by internal oxidation during the deep 
implantation of high doses of oxygen in to a silicon wafer [2.23]. Formation of a 
BOX layer by high energy. high dose oxygen ion implantation has the advantage that 
the ion implantation dose can be made extremely precise and extremely uniform. 
However, the silicon and oxide layers are highly damaged after the implant. so high 
temperature annealing sequences are required to restore device quality material 
[2.24]. This technique provides good quality of wafers thickness uniformity, low 
defect densit%. high carrier mobility, the breakdown electrical field in good—quality 
BOX exceeds 8MV/cm. which is still below the values typical for thermal oxides 
(in the range of 10 tol6 MV/cm) and the BOX interfaces are sharp and uniform. 
Some basic steps of'SIMOX process as discussed in [2.23] are described below: 
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Step I: Thin and thick Si films are fabricated by adjusting the implant energy. 
Step II: Deep implantation of a high dose oxygen in to silicon wafer 
(-10'~ O-/ctn`' at energy > 150KeV and temp 650°C) leads to the 
synthesis of a BOX of 0.2-0.411m thick underneath a thin silicon film. 
StepllI : Annealing at temperature (1200°C-1300°C) improves and simplifies the 
vertical SOI structure: the high quality device-grade region extends over 
the whole film and the interface become sharp. 
Step IV: Interrupted oxide, which can be viewed as SOI region integrated in to a 
bulk Si wafer. 
Oxygen ions implantation at T "—" 650°C 
Silicon Substrate (Si) 
Thermal Annealing at ? 2` 1320 U C 
;IIISS:Sil:itiit y 
Silicon Substrate (Si) 
r 
Silicon film (Si) 
Buried Oxide (SiO2, 
~ Silicon Substrate (Si) 
(IV) 
Figure 2.8: Different steps involved in SIMOX fabrication process of SOI wafers. 
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2.6 Why FD-SOI? 
This section is a high level introduction to FD-SOI technology and its 
applicability to next technology nodes. This technology solves with less process 
complexity, scaling, leakage and variability issues to further shrink CMOS device 
size [2.15]. This technology has several advantages compared to the PD and bulk 
technology as given below: 
1. FD-SOI devices are free of kink effect, because the majority carriers can 
penetrate more easily in to the source, thus preventing the excess carriers 
accumulations. 
2. This type of devices has an enhanced sub-threshold swing, S. For the bulk and 
PD devices, S = 85 to 90 mV/decade, and for the FD SOI, S = 65 to 70 
mV/decade. which is close to an ideal characteristics of a MOS transistor at room 
temperature [2.1 1 ]. 
3. This type of devices has the higher gain in circuit level, reduced power 
requirements and higher level of soft-error immunity. In addition, this 
technology operates faster because of a sharper sub-threshold slope, and a 
reduced VTii that allows for faster switching of the MOS transistors. These 
transistors also have increased drive currents at relatively low voltages [2.25]. 
4. FD-SOI offer a reduced body effect and a nearly ideal gm/Inns ratio when biased in 
the weak or low moderate inversion region. therefore these transistors are fit for 
front-end analog applications. 
5. The excellent electrostatic controlling (stronger gate control) of the FD-SOI 
transistor, this technology acts as a performance booster and enables lower VDD 
(Therefore, lower power consumption) and reaching remarkable performance 
improvement [2.26]. 
6. An analog/RF performance of FD-SOI is - 30% to 40% superior to hulk devices 
in nm regime. It is because of the superior sub-threshold characteristics [2.27]. 
7. FD-SOI is the major technology that can operate safely in the 0.6V to 0.7V range 
in nm scale. While there is some reduction in performance. operating power is 
reduced. giving a very compelling performance of power advantage against other 
technologies [2.25]. 
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2.7 The Industry perspective of FD-SOI 
Since the 1980s. SOI has been identified as a possible technology for increasing 
the performance of CMOS over the bulk [2.5]. A lot of research related to this 
technology is going on in the industry like STMicroelectronics. IBM. ARM, TSMC. 
F'jitsu etc 12.14]. 
In the year 2012, study by International Business Strategies (IBS) has found that 
those companies using FD-SOI in nm regime give substantial savings in cost-per-die 
as discussed in [2.2] (see Fig.2.9). For a technology to be utilized in high-volume 
production. costs must be lower than previous generations of technology and industry 
already moved to 20nm nodes, thus foundry faces a critical juncture in the shrink 
from sub-I00nm (the precise dimensions vary from foundry to foundry) [2.28]. 
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Figure 2.9: Plot of Die cost vs. various technology choices in nm regime 
(from IBS 2012). 
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As shown in Fig.2.9. the savings realized by using FD-SOI at the -20nm node is 
significant. Even once FinFETs will mature in year 2016. FD-SOl will still offer 
comparative savings of =50-60% cost, depending on die size. At 20nm, however, the 
FD-SOI processed wafer cost is less than both bulk CMOS and FinFET processed 
afers. Bulk HK/MG CMOS have low parametric yields at 20nm. A major source of 
yield loss for bulk CMOS is that of dopant fluctuations from transistor implants. 
These implants are not required for FD-SOI. The time to reach defect density—related 
yields with allowance impact of parametric yields is estimated to be 12 to 18 months 
for FD-SOI while 24 to 36 months for FinFETs [2.27] [2.28]. 
Looking at the near future, competitive and promising FD-SOI structures on thin 
SOI for the next technology nodes have been reported by a number of mayor CMOS 
technology developer, notably IBM, ST. LETI and Hitachi R&D. UC Berkeley, etc. 
In this work FD-SOI MOSFET has been designed and performance investigations 
have been carried out. For analog design. the dc gain and the matching between 
devices (i.e. current variation between two identical devices) are two critical points. 
Thus. FD-SOI MOSFET is preferred they do not suffer from kink effect and have a 
higher intrinsic gain [2.!0]. For the RF circuit design the first choice is FD- SO! 
MOSFETs due to following reasons: 
If the design needs high gain, low drain-source coupling, low high frequency 
noise (I.NA, mixer, and switch) the FD-MOSFET is preferable [2.10] [2.20]. 
If the design is sensitive to low frequency noise, typically a VCO, the 
PD-MOSFET is preferable [2.81. In case of high breakdown voltage (PA for 
instance). FD-S01 MOSFET is preferable. 
Problem found in this chapter like kink effects and sensitivity of Vr11 of FD-SOl 
MOSFETs \\ ith process parameter variations, have been authenticated through 
ATLAS simulator from SILVACO in next chapter. 
2.8 Conclusions 
In this chapter a review of SOI technology was presented. It has been seen the 
advantages of SOI-MOSFETs in comparison with hulk are important not only for the 
digital world but also for analog/RF design. FD-SOI permits also an easier 
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co-integration of analog/RF and digital circuits (lower cost by reduced area). It has 
been exposed the comparison between FD and PD MOSFETs and finally 
FD-MOSFETs found superior. One approach to meet this challenge is to create a 
reduced power RF system-on-chip that contains digital, analog and RF portions of the 
design on the same die. In this context. FD-SOI appears as a technology of choice for 
mixed signal RF CMOS applications. As we have seen, wireless technologies require 
high performance transistors and low-loss passive devices (inductors and capacitors). 
FD-SOI allows the use of high-resistivity substrate (>3KS2.cm), which can result in 
high Q for the passive elements. Therefore, numerous semiconductor industries plan 
to develop the FD-SOI device for the mass market. It is because of large volume 
production is the best way to ensure continuous price reduction and quality 
improvement. Honeywell, IBM, AMD and many other companies are actively 
working to further develop and implement this technology. 
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3.1 Introduction 
In order to realize higher-speed and higher-packing density in MOS integrated 
circuits, the dimensions of MOSFETs have continued to shrink according to the 
scaling law proposed by Dennard et al. [3.1]. Yet, the power consumption of modern 
VLSI's has become rather significant issue and reducing this power is strongly 
desired. Choosing a lower power supply voltage is an effective method. However, it 
leads to the degradation of MOSFET current driving capability [3.1]. Consequently, 
scaling of MOS dimensions is very, important in order to improve the drivability, and 
to achieve higher-performance and higher-functional VLSI's [3.2]. 
With aggressive technology scaling to enhance performance, circumventing the 
detrimental short-channel effects (SCEs) to improve the device reliability has been 
the focus in MOSFET scaling. When the channel length shrinks, the controllability of 
the gate over the channel depletion region reduces due to the increased charge sharing 
from source/drain. SCEs lead to several reliability issues including the dependence of 
VTH upon channel length. This leads to the scatter of device characteristics because of 
the scatter of gate length produced during the fabrication process [3.2]. 
The predominantly reliability prdblerns associated with SCEs such as pinch off 
and a shift in VTH with decreasing channel length as well as drain induced barrier 
lowering (DIBL) and hot-carrier effect with increasing drain voltage, as a result 
degrades the linearity of the device which is most important issue for the wireless 
system [3.3]. Moreover, SCEs degrades the controllability of the gate voltage to 
drain current, which leads to the degradation of the sub-threshold slope and the 
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increase in off-current. Thinning gate oxide and using shallow source/drain junctions 
are known to be effective ways of preventing SCEs. But with thinner gate oxide gate 
current tunneling phenomena will occur, which is not required [3.3]. 
The above description can be applied to conventional MOSFETs fabricated in a 
bulk silicon wafer. What about SOI MOSFETs? They are attractive devices for 
low-power high-speed VLSI applications because of their small parasitic capacitance 
and improved SCEs [3.4]. Young [3.5] analyzed the SCEs using a device simulator, 
and concluded that SCEs is well suppressed in SOI MOSFET's with compared to 
bulk MOSFET's [3.3]. 
In general, it is believed that SOI-MOSFETs have a higher immunity to SCEs 
compared with bulk MOSFETs. This may be due to the difference in sourceldrain 
junction depths between the two kinds of devices. For instance, the thickness of the 
silicon film, T,i which corresponds to the source/drain junction depth of 50-100 nm, 
is common in 0.25-0.35 pm SOI MOSFET's. It is extremely shallow compared with 
the junction depth of 100-200 nm in 0.25-0.35 µm gate bulk MOSFET's. However, 
to take advantage of the ameliorated SCEs in sub I00nm FD-SOI, T51 must be 
considerably smaller and should be one third to one fourth of gate length (T1- 30 to 
25nm) as described in [3.3][3.6]. Moreover, a strong coupling through the buried 
oxide in thin-film devices exists and consequently, very thin buried oxides 
(TBOx =100nm) are needed which trade-offs with junction capacitance 
considerations. With the gate length scaling approaching sub-100-nm regime, a 
optimized body-doping concentration is required for improving performance 'and 
integration density. 	.. 
Gate oxide thickness, and source/drain (SID) doping profiles to control SCEs 
become increasingly difficult to meet when abrupt doping profile used in 
conventional device structures based on bulk silicon substrates are employed. 
Moreover SOI brings in new reliability issues, which are not known in the traditional 
bulk-Si devices, related to the presence of the BOX like self-heating and hot-electron 
degradation of the BOX [3.7]. In a high electrical field of a short-channel transistor, 
carriers may gain enough energy and get trapped in the BOX along with the gate 
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oxide and does not reach in. to the substrate therefore, no body effects phenomenon 
will occur. 
The presentation of this chapter is organized as follows: Section 3.2 presents an 
overview of various design approaches for FD-SOI MOSFETs such as thin body, 
graded channel, hallo doped and multiple-gate design. The gate-underlap also known 
as source/drain-extension (SDE) device design engineering has been elaborated in 
section 3.3. Furthermore, investigations of SDE engineering in-terms of natural 
length, threshold voltage and optimum silicon thickness have been presented in 
section 3.4. Various steps involved in the design of gate-underiap MOSFETs have 
been given in section 3.5. In addition, the device design has been verified through 
simulation for do-IV characteristics and effects of process parameters on threshold 
voltage VTH, intrinsic gain A,,, fT , f 	and finally conclusions are taken up. 
3.2 Various Design Approaches for FD-SOI 
A FD-SOl MOSFETs is a good candidate for RF IC application because of its low 
cost, low power and high integration potential [3.2]. It has the advantages of lower 
junction capacitance and better sub-threshold swing. The performance parameters of 
device for high frequency analog applications such as high fT , fMAX , high gm, low 
gas, low junction capacitance, and small VTH variations are required. The most 
important among them are gm and gds, because they determine the intrinsic gain A~, 
(gm/gds) of an amplifier. For improving the SCEs (small V•rH variation) and 
analog/ RF performance of FD-SOI MOSFETs in nano-scale regime for low power 
GHz range application, many device design approaches have been adopted, which are 
summarized below: 
3.2.1 Thin body 
In order to realize high packing density, high cut-off frequency and low noise 
MOSFETs for future ULSIs design both the channel length and width must be 
reduced [3.5]. A decrease in channel length leads to SCEs, whereas reduction in 
channel width causes a reduction in drive current and reliability degradation due to 
high electric field. Therefore, for maximizing the gate electrostatic control over the 
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entire depth of the body thickness, reducing of SCEs as a result eliminates the surface 
leakage paths in FD-SOI MOSFETs, requires the use of thin silicon films. A device 
structure that implements this concept is the thin-body MOSFET, which is shown in 
Fig. 3.1(a) [3.5]. 
In thin-body MOSFET, the source-to-drain current is restricted to flow in a region 
close to the gate for superior gate control. Since it does not rely on a heavily-doped 
channel for the suppression of SCEs, it avoids the problems of lower mobility 
degradation due to impurity scattering and Vni fluctuation due to the random 
variation of the number of dopant atoms in the channel region of nano-scale 
transistors [3.5]. But thin body SOI-MOSFETs has thin source/drain (SID) region 
would contribute a high series resistance that degrades the drive current (I~),,) as 
shown in Fig.3.2 (a) and (b), respectively. Due to degradation in Io,, transconductance 
gm of the device will degrade; as a result intrinsic gain would decrease. Furthermore, 
due to contribution of high series resistance, analog/RF performance metric fM 
would be decreased. 
(a) 	 (b) 
Figure 3.1: Comparison of device structure for (a) a conventional thin body FD-SOI 
MOSFETs and (b) a raised source/drain FD-SOI thin-body MOSFETs. 
Therefore, for avoiding the problem of thin source/drain (S/D) region, a raised 
S/D is introduced (see Fig.3.1 (b)) to avoid the series resistance and Io„ problems [3.5] 
[3.9]. Nevertheless, parasitic capacitances between the raised source/drain (SID) and 
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the gate are inherent in this type of devices structure. This is expected to adversely 
impact the device speed and power consumption [3.5] . Elevated S/D structure reduce 
the series resistance, but the much higher S/D resistance and parasitic capacitance 
than the expected have still been observed in the experimentally, demonstrated [3.9]. 
Therefore, thin body fully depleted SOI-MOSFETs may not be suitable technology 
for high frequency application. 
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(a) 
Figure 3.2: Plot of (a) external resistance R. vs. contact length L, with T5 =15, 10 
and 5 nm, respectively [3.9] (b) Ts; dependence of 1Qr, for thin body device [3.5]. 
3.2.2 Graded channel (GC) 
In the graded channel FD-SOI MOSFETs as shown in Fig.3.3, the asymmetric 
channel profile is obtained by a simple mask arrangement system [3.10]. In this type 
of device, high concentration at the source end (LHD) improves the VTH roll-off and 
(DIBL), while the low doping near the drain (LLD) ensures high mobility, reduced 
peak electric field and impact ionization has been kept as discussed in [3.10] [3.111. 
The GC device can be viewed as two sub-devices connected in series: an 
enhancement mode device at the source side and a depletion mode device at the drain 
side, each having a different VTH and a different "channel" length. The effective 
channel length (Leff), when the device is "on", is mainly determined by the P-doped 
region, which is much shorter than the physical gate length. As the result, for the 
same physical drawn gate length, the GC device can provide higher drive current, 
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higher peak transconductance, higher output resistance than a conventional FD-SOI 
device with uniformly doped channel [3.11]. 
Source  ,HD Drain 
Figure 3.3: Cross section of a graded channel (GC) FD-SOI nMOSFETs. 
P-implemented boron concentration in the high doped region (Lu0): PB- starting 
Boron concentration in the low doped region and substrate (LLD). 
The technological aspects and detail dc simulation of GC FD-SOI MOSFETs 
were presented in [3.11]. The RF performances and potentialities of GC MOSFET 
have been demonstrated using various figures of merit and compared with 
conventional FD-SOI MOSFETs in [3.12]. Table 3.1, provides extracted values of gam,, 
g& and Cg, of a GC and conventional FD-SO1 MOFETs as discussed in [3.12]. 
As discussed in the previous section that g, and IT  are the most important factor 
for the RF performances of MOSFET, from the Table 3.1 it can be seen that both 
(gm and fT) are lower in GC-MOSFETs compared to conventional MOSFETs. 
Therefore, GC is not very suitable device technology for GHz applications. 
Table 3.1: Extracted values of the equivalent circuit of a conventional MOSFET 
and GC-MOSFET [3.12]. 
Name VGS VDS fT gm g1 CP C91 g12Jg , C,/Cgd 
(V) (V) (GHz) (mS) (mS) (fF) (fF) 
Conventional FD-SOI 1 1.5 28 11.5 1.8 32 14.5 6.38 1.5 
MOSFETs, Lo=0.25um 
GC FD-SOI MOSFETs 1 1.5 19 9.8 0.3 62 20 32.7 3.1 
Lo=_5µm, Lam=0.25µm 
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3.2.3 Halo-doped 
With continuous -device scaling down to 100 nm channel length and less, the halo 
(or pocket) implantations have been introduced to better control of the SCEs shown in 
Fig. 3.4 [3.13] [3.15]. In digital applications halo implantations have the purpose of 
reducing the off state leakage current while maximizing transistor linear and saturated 
drive currents. While for analog applications it has been shown that halo implantation 
is needed for base-band applications using longer channel, it has detrimental effect 
for high speed applications using minimum channel transistors in strong inversion 
region [3.13]. Excessive halo implantation in PD-SOI transistors increases the kink 
effect. Halo implantation is also known to degrade the distortion characteristics when 
the SOI devices are used as resistors [3.14]. 
SH Implant 	 Oxide 
I I I Gate 
Source , y y 	 Drain 
M►~ 
Myti 
Silicon 
substrate 
Figure 3.4: Cross-section of a single halo (SH) SOI nMOSFET [3.15]. 
The parameters for high performance analog applications are high fT , f , high 
gm, low gds, low junction capacitance, and small V variations as discussed 
previously. The most important among these are gm and ga, because they determine 
the intrinsic gain A (gm/g of an amplifier as discussed above. A cross section, of 
asymmetric single halo (SH) MOSFET structures is shown in Fig. 3.4 [3.15]. The 
details of device design and performance have been discussed in [3.15]. In this 
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engineering heavy p-type doping near the source, and much light p-type doping near 
the drain were done [3.141. The heavy p-type doping near the source absorbs a higher 
potential drop, as a result that electric fields near, the drain are Iower. The lower value 
of peak electric field- near the drain also improves the hot-carrier immunity of SH 
MOSFETs and reduced SCEs. These types of devices were fabricated by SIMOX 
process as discussed in Chapter 2. Standard CMOS technology has been used for the 
fabrication. For the conventional MOSFETs the channel implant was carried out 
before the gate oxidation, whereas the implant for the SH S01 devices was carried out 
after the gate formation, at different tilt angles of 70, 100  and 15° and gate dimensions 
were defined by electron-beam lithography as discussed in [3.16]. 
This type of design adjusts the VTH and improves the device's SCEs as well as 
reduces the hot carrier effects (HCEs). These devices also achieve higher drive 
currents by exploiting the velocity overshoot phenomenon [3.16], which is an 
advantageous for mixed mode analog/digital circuits. It has been shown that these 
devices show a marginal improvement in gm whereas very small value of gds 
decreases as compared to the conventional SOI devices. Therefore, in SH devices 
marginally improved A, is obtained. The other advantages of SH devices over 
conventional SOI like absence of kink, lower inherent parasitic bipolar junction 
transistor (PBJT), gain have also been reported [3.14]. As discussed in [1.5] it has 
been found that single halo doped device technology exhibits pronounced non-quasi-
statics (NQS) effects for GHz range frequency applications. Therefore, this type of 
devices is not fit for high frequency applications. 
3.2.4 Multiple-gate MOSFETs 
To prevent the encroachment of electric field lines from the drain to the channel 
region, special gate structures can be used name as multiple gate as shown in Fig.3.5. 
Such "multiple"-gate devices include double-gate transistors, triple-gate devices such 
as the quantum wire [3.17], the FinFET [3.18] and gate all around (GAA) [3.17], the 
DELTA transistor, and vertical pillar MOSFETs [3.18], [3.19]. The multiple gate 
devices achieve higher values of g,n than single gate (SG) devices at lower gate biases 
due to the better volume inversion effects [3.18]. 
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Figure 3.5:Double gate, triple gate, gate all around (GAA) and it-gate SOI 
MOSFETs [3.19]. 
Fig.3.6 shows the DIBL and threshold voltage roll-off as a function of gate 
voltage for double, triple, gate all around (GAA) and II-gate devices. The best 
performance is obtained from the gate all around, but n-gate is close second. The 
results show the efficient shielding of the channel by the gate electrode from the 
electric field lines originating from the drain region. 
But for high frequency application, required high gm, fT, lower gds and low value 
of device inherent capacitance. Therefore, we have examined from literature the value 
of gm and total gate capacitance Coo, for these devices where fT is defined as 
IT = g't' ?UCGG [3.18] . The ability of device architecture to achieve higher values of fT 
depends on achieving a higher g along with a reduced value of Cc. From 
Fig.3.7 it can be seen that multiple gate devices (Triple gate FinFET) exhibits 
superior value of gm, but have higher value of Cco compared to SG and DG devices. 
Whereas fT values for SG devices at same bias are nearly 40% and 5% higher than 
those of Triple gate FinFET and DG MOSFETs, respectively [3.17]. Therefore, it can 
be concluded from literature study that multiple gate devices, fabricated in 
non—planar technology exhibit higher parasitic which degrade analogfRF performance 
metrics [3.18]. Therefore SG and DG-SOI MOSFETs are possible candidates for 
device scaling at the end of ITRS roadmap and regarded as next generation of VLSI 
circuits [3.20] [3.21 ]. 
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Figure 3.7: Dependence of the gm and COG for various devices on VOD  [3.17]. 
Above various device approaches have been discussed, which are reported in 
Iiterature. From the above discussions, it is obvious that these devices exhibit a lot of 
problem for high frequency applications such as higher parasitic capacitance, lower 
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gm and fT 'as well as pronounced NQS effects in GHz frequency range. These 
limitations can be safely overcome by gate-underlap (SDE) design which has lower 
inherent parasitic capacitance, improved SCEs, higher gm (VOD<IOOmV) and fT. 
Therefore, SDE design of MOSFETs has become a popular - candidate for high 
frequency low power applications. Details about the SDE device design is elaborated 
in the next section. 
3.3 Source/Drain—Extension (SDE) Device Design 
Conventionally,' MOSFETs are designed such that source/drain prof les- -extend 
beneath the gate known as abrupt doping profile, resulting in gate-source/drain 
overlap between gate and SID extension regions. This Ieads to an overlap capacitance 
(C01) and a reduction in effective gate length (L0ff). While C0 i degrades fT and 
shorter Leff results in loss of gate controllability leading to SCEs as a result reduced 
"on" current Io„ and gm [3.17]. These parameters limit the scaling of analog MOS 
devices for high frequency applications and should be addressed to enable 
downscaling. Therefore, in addition to change the transistor architecture, channel 
engineering has become an attractive option to enhance the device performance. One 
such concept of channel engineering is the use of "gate-underlap" also known as 
source/drain extension region (SDE) engineering. In gate-underlap architecture, 
source/drain extension region profile are designed such that extension region doping 
does not approach the gate edge i.e. the channel and extension regions adjacent to the 
gate will be without any dopant [3.3]. 
Recently, the use of gate-underlap doping profile in nano-scale MOSFET9 has 
attracted attention due to its ability to suppress SCEs, reducing fringing field and 
improving analog/RF metrics for low voltage high frequency applications [3.3][3.7]. 
This technique improves the analog performance matrices like A,,, fT , gm and g,,,/Ins . 
The g,,,7IDS ratio (where IDS represents drain-to- source'current) indicate the efficiency 
of the devices to convert do power in to ac frequency gain performance. Another 
important issue in nano-scale regime to control the dopant profile at the source end of 
the channel which can be control using gate-underlap technique. The detail SDE 
engineering was elaborated in next section. 
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In SDE engineering highly doped source and drain region is away from the gate 
edge by a distance `s' known as spacer [3.4]. The Gaussian doping profile along with 
lateral source/drain doping gradient d nm/decade is used, instead of abrupt doping 
profile used in conventional design [3.4]. Undoped thin silicon film is used for 
enhanced channel mobility, avoids random dopant fluctuation and reduces SCEs as 
well as achieved low I,,ff. 
This device design technology is more beneficial in low moderate inversion 
region (suitable for low power applications) [3.29]. In this kind of designwith highly 
doped SDE' regions extra series resistance car be minimized to achieve higher "on" 
current Ia,,. This source/drain engineered device is very advantageous from analog 
perspective, due to the bias dependent effective gate length Leff and it is related by s 
and lateral doping gradient d. 
In this design technique for larger value of s and lower value of d, Lee' will be 
larger than physical gate length LG (Leff > LG) [3.29]. However, larger value of s 
provides higher series resistance and reduces Ion while lower value of d corresponds to 
an abrupt phenomenon which is hard to realize in actual fabrication scenario. On other 
hand smaller value of s and higher value of d result in Leff smaller than LG 
(Lea < Lo), which results in higher drive current, higher peak transconductance, 
higher outpat resistance than a conventional (abrupt) design. But smaller value of s 
contributes higher inherent capacitance whereas higher value of d would cause 
significant fluctuation in the dopant underneath the channel resulting in undesirable 
effects. Therefore, for optimal performance of nano-scale SOI MOSFETs careful 
engineering of SDE regions, (which are determined by d and s) is required. This 
result in improved SCEs and reduced parasitic effects in nano-scale SOI-MOFETs 
for low power GHz applications. 
The FD-SOI MOSFETs has received great attention in recent years owing to the 
inherent suppression of short-channel effects (SCEs), excellent value of sub-threshold 
slope (S), improved value of Ion and g,n with low value of parasitic as discussed in 
Chapter 2. However, a strong demand of lower VTH to improve the Ion for high-speed 
operation, leads to an increase in off-current (Ioff) for nano-scale FD configurations. 
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This further Ieads to a negative consequence of increase in stand-by power 
consumption in integrated circuits designed with nano-scale SOI MOFETs. 
Therefore, remedy for this Iof can be reduced by an efficient control on SCEs by 
reducing the silicon film thickness I. However, as the gate length is reduced below 
100nm, fabrication of ultra-thin defect free T3 remains a technological challenge 
[3.4]. Reducing the TS; introduces an external parasitic resistance in series with the 
channel that degrades the I. Therefore, the optimization of s, d and Ts; for SCEs 
immunity must be carefully considered for high Ion/loff current ratio. By increasing 
doping gradient for a low value of spacer, (with given T51) at the gate edge not only 
reduces L,ff (increase SCEs) but it also draws more carriers in to the spacer region 
near the gate edges, thus it increases J. Therefore, lateral source/drain doping 
gradient d. along with the spacer s and silicon film thickness T5; presents a design 
trade-off between acceptable SCEs and parasitic series resistance for low power and 
high frequency applications. Therefore, in this kind of scenario the source/drain 
extension (SDE) regions must be carefully engineered for the overall improved high 
frequency performance of a nano-scale device. The analytical SDE device theory has 
been presented in next section. 
3.3.2 Theory of SDE 
A detail insight of FD-SOI MOSFET, (with lateral source/drain doping gradient 
d, and spacer s) shown in Fig. 2.8 can be obtained by solving the following 2D 
Poisson equation in the silicon film [3.4] [3.5]. 
azqj(X.y) a2 ~(x.Y) = a 	 6Z _ 	(Lgfzs-x)Z 
axe 	+ 0y2 	£si NA + NSD 	NSD 	QZ 
(3.1) 
Where i.IJ (x,y)is the 2D potential in the silicon film, NA is the silicon film doping, 
NSD is the peak doping concentration in the source/drain region, cs; is the dielectric 
permittivity of the silicon and 6 is the parameter governing the lateral source/drain 
doping gradient (d) and the spacer (s) and it is defined as [3.4]. 
_ 2sd 
ci 	
In(10) 
(3.2) 
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a is in the exponential term of (3.1), it signifies the roll-off of the source/drain 
Gaussian profile in the lateral direction. Its value is selected to obtain the desired d at 
a given spacer, which is given by (3.3),.where ND is donor type doping at point x in 
the spacer. 
d  = I
d log(N0(x)) I-1 
dx 
The exact analytical solution of (3.1) is mathematically very complex and may not be 
suitable for implementation in a compact model. Therefore, we approximate the 
impact of s and d by introducing the concept of an effective gate length (Leff) and 
solve effective analytical expression for Lea as a function of spacer s, doping gradient 
d , source/drain doping level and gate length. Under these assumptions, (3.1) is solved 
without the terms ( NsDea2) and (NsD (Lg{cr2-")Z ). The final expression may be 
approximated as below: 
d2V (X•y) + O2 (X ,y) = 4 N 
aXZ 	ayz 	Esi A 
In the present analysis, we Use superposition principle to solve the 2D Poisson 
equation (3.4) without any approximations (such as parabolic profile along the 
vertical direction) for potential distribution in the silicon film. The 2D potential 
jr (x, y) can be split in to two part using superposition, a long channel solution to 1D 
Poisson equation U(y) and the other a short channel solution to 2D Laplace equation 
V(x,y). 
(x, y) = U(y) + V( x,  y) 
The boundary condition is used for the solution of (3.4) are given as: 
a ay Y){ 	— Es- (' (X,y)Jy=0 —V 5) I y=O 
d d(y.Y) 	_ EX (p (x, YIy=Tsi -' v 5) Y=Tsi 
i (x,  Y) IX=Leff = Vbi + VDS 
Where C0X (= E07) is the gate oxide capacitance, Csi = ES' is the silicon film 
'Ox 	 Tsi 
capacitance, VAS = VGS — V with VGS and Vt, being the gate to source and the flat 
(3.3) 
(3.4) 
(3.5) 
(3.6) 
(3.7) 
(3.8) 
(3.9) 
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band voltages, respectively, VDS is the applied drain voltage and Vb; is the build in . 
voltage. 
It is important to note that the boundary condition has been evaluated at x=Lff 
instead of LG. Then the effective gate length Leffof the device can be 	modeled as: 
Le i = Lo + 2 (5 - 6 In {NsD)) 	 (3.10) T1SD 
The effective gate length Leff has three components gate length (Lo), spacer width 
(s) and the contribution of lateral doping gradient (d) through the terms 6 and TISD, 
Where r7SD represents the source/drain doping level at which the effective gate length 
is determined. ' The factor of 2 in the second term represents the contribution from 
source and drain side extension regions to Leff. The term 6Fn sD) represents the 
~7SD 
distance from the spacer at which the source/drain doping profile reaches a particular 
source/drain doping level. The term 	 s — a In ( SD)} signifies the degree of 
rISD 
contribution of the extension region to the gate length. rlSD is a function of the spacer 
width which account for the fact that for larger spacer regions, the gate does not 
control the extension regions effectively [3.3]. The Leff for gate-underlap device 
structure is evaluated when the source/drain doping IN (x) = NSDe aZ reaches 11sD 
and not NA. 
As shown in Fig.3.8, the effect of the lateral doping gradient (d) is accounted for 
the Leff through the parameter a and from (3.10) it can be seen that for large 
source/drain lateral doping gradients (d) and smaller spacer widths (s), the second 
terms 2 (S — 	ln(NsQ)) becomes negatives, thus implying that Leff is smaller than 
~7SD 
the physical gate length (LG) whereas for larger spacers, Leff> Lo. It must be clarified 
that in source/drain engineered devices, the origin (0,0) for x and y coordinates 
(usually at the gate edge for devices with abrupt source/drain regions) required for the 
boundary condition (3.8) is taken at a lateral distance ± (s — 6 ln( vSD )) from the 
17SD 
gate edge. As the position of the origin depends on s and d, its location shifts further 
away from the gate edge for devices with large s and low d values indicate of 
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(s — 6 ln(NS2)) that the devices have been designed with large s and low doping 
i.e. origin is towards the left of the gate edge i.e. LL = (Leff — LG) is positive, 
resulting in a larger effective gate length, where as negative values of 
(s — 6 1n(N5D)) signify that the origin is under the gate (towards the drain), 
ns❑  
resulting in a shorter effective gate length Leff < LG [3.3]. 
Therefore, according to mathematical expression for better performance of 
gate-underlap device in-terms of reduced SCEs, high Ion and small parasitic 
capacitance, the value of s and d should be optimized. 
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Figure 3.8:Cross-section of FD-SOI MOSFET. Two different values of the effective 
gate length (Leff) are shown to illustrate that L, ff can be longer or shorter than the gate 
length (LG) depending on the spacer s and source/drain doping gradient d. 
3.4 Investigation of SDE Design 
For low power high frequency analog application VTH of the device should be 
small and there should be trade-off between parasitic capacitance and series 
resistance, therefore s and d optimization should be carried out carefully. 
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It is possible to predict how small the silicon film thickness should be in FD-SOI 
devices to avoid SCEs (or, at least, to maintain a decent subthreshold slope). 
Subthreshold slope degradation and other SCEs are caused by the encroachment of 
electric field line from the drain to the channel region, thereby competing for the 
available depletion charge, and reducing the V. Several studies argue that T51 in 
SOI devices must be thinner one third to one fourth of the physical gate length to 
control the SCEs [3.18]. It is therefore, not recommended to design devices with 
silicon film thickness less than that value. Some mathematical insight in this 
investigation is presented in the next section. 
3.4.1 Natural length 
The natural length gives a measure of the SCEs inherent to a particular device 
structure. In 1992, Yan et al. solved the Poisson equation in single and double gate 
MOSFETs and introduced a parameter called the "natural length",2. It represents the 
penetration distance of the electric field lines from the drain in the body of the device 
or the amount of control the drain region has on the depletion zone in the channel, as 
both the gate and the drain compete for that control [3.32] [3.33]. According to 
literature study, a device can be considered free of SCEs if the gate length is at least 
5-10 times larger than 1. A year later, Suzuki et al. refined the model and proposed 
an accurate expression for the natural length [3.28]. In single gate device the natural 
length can be calculated using (3.11) as discussed in [3.18]. 
r~ = 1.'-(i+    EOXTSi) TSiTOX 	 (3.11) 
€ox 	4E51T0x 
Where T51 and Tox are the silicon and oxide thicknesses and sS j and Eox are the 
permittivity of silicon and silicon dioxide, respectively. In 1997, Auth et al. calculated 
the natural length for a surrounding-gate, cylindrical device with a thin gate oxide. 
It can be expressed as: 
a. = I es' (i~- EoxTs1) )Ti 	 (3.12) 4Eox 	4zsiTox 
Based on the similarity between these relationships, natural length concept can be 
generalized to all MuGFETs by writing as (3.13). 
:1 
"arious )l rroaches for Wano-scale Devices esi n 
A = s (1 + s0 T51 TsiTox 	 (3.13) nEox 	4ESiT0x 
Where n is called the "equivalent number of gates" (ENG). ENG is basically equal to 
the number of gates (if a square cross section is assumed). Thus, we have ENG=1 for 
a SG-FD-SOI MOSFET, ENG=2 for a DG-SOI-MOSFETs and ENG=4 for a 
quadruple gate MOSFET. Using multi-gate devices, it is possible to trade a thin To,~ 
for thin Tsi since A is proportional to the product TSj x T0X. A small A is desired to 
minimize SCEs on the subthreshold slope [3.18]. The natural length- concept can be 
used to estimate the maximum silicon film thickness, gate length and device width 
that can be used in order to avoid SCEs. The natural length decreases when the 
number of gates is increased. This improvement is due to the increased influences of 
the gate over the potential in the channel region. It is important to note that the above 
relationships are independent of the doping concentration. Thus, the "effective 
number of gates" concept can be applied to doped channels as well as to devices 
using mid-gap gate material and undoped channels [3.19]. 
3.4.2 Threshold Voltage model 
The threshold voltage of SOI devices depends on the T;. Considering only film 
thickness above IOnm to avoid quantum mechanical confinement effects, and 
assuming that the surface potential is 2T F at inversion, from the linear relationship 
between threshold voltage and Ts,, one can empirically derive the following general 
threshold voltage law for multi-gate devices as discussed in [3.181: 
	
VTHm = VFB + 2 F + ANA Tn' 	 (3.14) 
ox 
Where VTHm is threshold voltage of multiple gate devices. The equivalent gate 
number n depends on the gate extension depth for pi-gate devices and the lateral 
extension depth of the side gate in omega-gate devices. 
The threshold voltage of SG-FD-SOI MOSFETs is expressed as: 
a~axs~ 
VTH = VFB + 21:PF + cOXi 	 (3.15) 
When NA is high, VTH is sensitive to T1, which is drawback for thin FD-SOI devices. 
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When channel is undoped, the depletion charges are nearly zero, and then equation of 
threshold voltage simplifies to: 
VTH = VFB + 2 PF 	 (3.16) 
It is oblivious from (3.16) that VTH of the transistor is set by the gate work function w 
and flat band voltage VFa. 
3.4.3 Optimum silicon film thickness 
Although the use of very thin silicon films is required for the suppression of 
SCEs while thin film thickness raises issues of mobility degradation, high source and 
drain series resistance, resulting in decreased Ian, g and fMX[3.5]. The natural 
length concepts can be used to estimate the maximum allowed Tsi that will avoid 
SCEs and extra parasitic series resistance for low power GHz range applications. In 
this work it is defined a Ts; scaling parameter ocn that allows one to estimate the 
short-channel sensitivity of devices for different gate structures. 
_ LG an — za (3.17) 
Where LG = gate Iength and A = natural length, from (3.13) the value of A put in 
(3.17) then an may be represented as: 
an _ 	LG 	--- 	 (3.18) 
2 esi ~1+ £o,T5' )TsiTax nEox 4ESiTox 
Where n is called the "equivalent number of gates". In order to insure a sub-threshold 
slope < 75 mV/dec and DIBL <50 mV, an needs to be > 2.2 for all devices, which 
corresponds to imposing that the gate length should be larger than five times the 
natural length A. Similarly, an was estimated 2.7 for acceptable SCEs like DIBL and 
hot electron effects in SOl devices. For obtaining the value of a,~ > 2.7, the value of 
2 should be nearly five-to-ten times smaller than LG whereas thickness of T5; should 
be nearly three-to-four times smaller than LG . For a given value of LG, oxide 
thickness and a,n, it is possible to determine a minimum TSti allowing for SCEs and 
source/drain extra series resistance problem free operation of devices and can be 
calculated using (3.18) as discussed in [3.35]. In our design a,, was calculated 
as - 4.7. 
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3.5 Design Verification Through Simulation 
3.5.1 Device design simulation setup 
At GHz frequencies, the device design and optimization has a significant impact 
on overall performance. As a result careful device design becomes quit important in 
pushing the capability of nano-scale S01 to higher GHz range (>10GHz). The device 
design flow charts are given in Fig.3.9. 
The device has been designed by followed the steps enumerated in the flow chart 
(see Fig.3.9). The basic physical structure of underlap SOI configurations comprising 
gate oxide T0 , thin silicon Ti, buried oxide thickness TBOX , gate length LG spacer s, 
source/ drain doping gradient d, channel doping NA and mid gap material gate work 
function w of 4.62eV arc precisely used. In section 3.5.3 and 3.5.4, these process 
parameters are optimized for low value of VTH and higher values of A„ fT and fMa,. 
The 90 nm SOI technology used in this work is commercially available from the 
foundries of, for instance, Fujitsu, Texas Instruments, TSMC, IBM and UMC. 
The optimized values of these process parameters are found as: the acceptor doping 
used in Si layer 1x1016cm-3 for adjusting a low value of VTH = 0.26V, which is 
required for low power applications. Source and drain regions were doped uniformly 
with donor •density of 5X102° cm"3. According to ITRS [3.21], oxide thickness Tox 
should be 0.7nm for controlling the channel charge but here a rather conservative To 
(3nm) has been used because of the potential problems that may appear during the 
growth of a very thin oxide on the sidewalls and at the corners of the silicon island 
[3.18]. 
Mid gap material gate work function w of 4.62eV corresponding to the High 
Performance (HP) 32 nm node logic technology has been used in this work. After 
optimization Tsi was found as -0.3xLo for maintaining full depletion and minimizing 
SCEs and extra source/drain series resistance problem. In order to keep the device 
almost free from SCEs, the natural length y as discussed in above section 3.4.1 was 
found -15. A device is free from SCEs if the effective gate length of gate-underlap 
device is larger than five to ten times the natural lengthy [3.18] that's why in this 
design gate length Lo has been chosen as 90nm. 
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According to ITRS-2011 [3.21], road map 32 nm high performances (HP) logic 
technology, analog technology is always running behind 2-3decads with logic, 
therefore, this gate length LG as 90nra is found realistic. 
A significantly thinner buried oxide (BOX) ( 20 — 50 nm) could somewhat 
improve DIBL and SCEs, but this would come at the cost of reduced gate control and 
enhanced junction capacitance. Furthermore, a thin BOX leads to the serious increase 
in the parasitic capacitance as well as the degradation on the g,,, and question most of 
the benefits of the SOT concept [3.32], therefore, BOX thickness TBOX  was taken 
400nm in this design [3.32]. For minimum parasitic effects and higher value of Ion, 
g, fT and fmAx , spacer s - 0.8xLG was taken with fixed doping gradient 
(d=5nm/decade). It is because of lower d (d<Snm/decade) corresponds to an abrupt 
phenomenon, which is hard to realize in actual fabrication scenario whereas higher d 
(d>Snmldecade) would cause significant fluctuation in the dopant underneath the 
channel resulting in undesirable effects. The optimized design parameters used in 
simulation of gate-underlap SOT MOSFETs are tabulated in Table 3.2. 
Source/drain region was modeled by a gate-underlap design, using Gaussian 
source/drain profile with lateral straggle 6, across a spacer s defined by the distance 
from the start of the profile to the edge of the gate. The lateral straggle 6, is directly 
related to s and d the inverse source/drain doping gradient in nm/decade evaluated at 
the gate edge, by 6 = 2sd/1n(10) as discussed in section 3.3.2. In underlap design, 
SID profiles are designed with s/6 =2.8 for optimal analog performance as well as 
extension region s doping does not significantly extend beyond the gate edge [3.17] 
The simulations were performed with drift diffusion model (DD), field dependent 
mobility model (FLDMOB) and Lambardi CVT (known as CVT mobility model) 
model using ATLAS device simulator. The DD model, which is used to calculate the 
potential distribution and current density inside the device and FLDMOB model 
incorporates the effect of velocity saturation, whereas CVT mobility model calculate 
the effects of mobility, dependent on doping NA, temperature T, vertical field (ET) 
and parallel field (EII) [3.8]. Quantum effects have not been incorporated due to 
operation in low moderate inversion region and higher silicon film thickness 
(Ts;>10nm). Source/drain contact was made Ohmic. Gate—underlap channel design 
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can be fabricated using a dual spacer process technology as discussed in [3.35]. 
Finally, the device has been designed using the steps. given in flow chart (see Fig.3.9) 
and simulated structure of gate-underlap device is shown in Fig.3.10. The doping 
gradient of the designed device along cut line in the channel region is shown in 
Fig. 3.11 and found a reasonable agreement of the simulated value with the theory 
which has been explained in the previous section. 
Table 3.2: Device design parameters 
Parameter Value 
Silicon film thickness, T51 0.3XLcjnm 
Gate oxide thickness, lox 3nm 
Gate length, Lo 90nm 
Device width, W 64}im 
Buried oxide thickness, TBOx 400nm 
Threshold voltage of device, V- 0.26V 
Spacer,s 0.8 x LGnm 
Channel doping concentration, NA I X 10 ' cm' 
S/D doping concentration, ND 5 x 10 	cm" 
3.5.2 DC-IV characteristics 
Fig. 3.12 (a) shows-the plot of IDS versus Vcs of designed device. As our region 
of interest for operation is low moderate inversion i.e. VGS -VTH E 100 mV [3.4]. It is 
because of SDE-region optimization is particularly advantageous in the weak and low 
moderate inversion region (V05 -VTH c 100mV) as this region the current flow is 
mainly due to the diffusion of carriers [3.4]. In this design in low moderate inversion 
region (at VOD =VGS-VTH =9OmV) current is obtained -15itA4tm. In SDE design gn, 
is high and device capacitance (C., and C&d) are low in low moderate inversion region 
resulting in high fT and intrinsic gain A. it can be seen from Fig. 3.12 (b) that the 
designed device is free from kink-effects. 
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Figure-3.10: ATLAS simulated gate-underlap device structure 
fZ.] 
7 
ly$    
Figure 3.11: Illustration of a gate-underlap SID doping profile (x-x) with 
d=5nmldec s-0.8XLG 
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3.5.3 Effects of Process parameters on threshold voltage 
Device physical structure and channel engineering are two options to improve the 
performance of device for high frequency low power applications. As discussed in 
Chapter 2 the VTH of FD-SOI MOSFETs is sensitive to process parameters. The 
sensitivity of VTH vs. process parameters such as TS,, T0, s and LG at fixed doping 
gradient d=5nm/decade are shown in Fig. 3.13 (a) to (f). 
The VTH variation with channel doping at different Tsi can be seen from 
Fig. 3.13 (a). The VTH is changing with T1 and the channel doping concentration. It 
is found that VTH is very sensitive to Ts; for higher NA which is not desirable. With 
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increasing the NA, Viii increases which is quite acceptable according to (3.15). With 
increasing NA, the Fermi potential increases; also channel depletion charge increases; 
it takes more effort to deplete the whole channel. That's why the VTH increases with 
increasing the NA. In SOI devices, the Tsi determines the amount of source/drain 
charge sharing and the coupling between back and the' front gates. Thicker Tsi with 
the same NA increases the depletion charge, resulting in increases the VTH as shown in 
Fig.3.13 (b). The desired V-m (- 0.26V) is found at T51- 0.3XLG with NA=1E16 cm 3  
(almost undoped). 
Fig.3.13 (c) shows the VTH variation with oxide thickness Tox at different Ti. 
From the simulation results, it can be seen that with increasing Tox from 2nm to 4nm, 
the VTH also increases. This is due to fact that with increasing To the gate 
capacitance decreases, and the gate has Iess control to the channel. VTH variation with 
spacer s can be seen from Fig. 3.13 (d), it is clear from the result, that VTH increases 
with increase in s. It is due to the fact that longer spacer results in increase in 
depletion charges as a result VTH  increases and appropriate VTH  can be found with 
s O.8xLc. 
Furthermore, to study the impact of gate length LG on device, the LG is varied 
from 30 nm to 120nm. As shown in Fig. 3.13(e), with LG increasing VTH decreases, 
until LG = 90nm, after that VTH increases again with increase in L. This is because 
of at lower value of LG (Lo < 90nm) geometry goes to down, dopant increase and 
there is a dopant fluctuation inside the channel (non-uniformly charge distribution 
inside the channel) as a result VTH is increased whereas for higher value of Lc 
(LG > 90nm) there is a higher depletion charge in channel region hence again VTH 
value is increased. 
As discussed above, varying NA, T$; , T0,  s and LG, Vm can be controlled. But 
for geometry < 100nm, it is very difficult to control the channel doping. For example, 
when the device channel length is 100nm, silicon film thickness SOnm, channel width 
1µm, with this small geometry, the total volume is 5E-15cm 3[3.151. In order to get 
the doping concentration 2E I 7cm-3 the total doping doze is 1000 atoms, which is a 
very small number. It is difficult to get the accurate channel doping concentration in 
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the real technology. Therefore, random fluctuation of the doping concentration can 
lead to variations of VTH, 
Another attractive way to adjust the VTII is the gate electrode work function 
engineering [3.6]. By varying gate work function w, the flat band voltage can be 
changed hence VTH can also be changed. Fig.3.13 (f) shows the VTH variation with 
gate work function w. It can be seen from figure that w increases VTH increase and it 
is well in conformity, with formulation given in (3.16). In order to maintain good 
SCEs performance and obtained proper value of VTH, the gate work functions of 
nMOSFETs and pMOSFETs must be close to those of n+ and p+ doped material 
[3.27]. Therefore, in this work mid gap gate work function is preferred (w=4.62eV). 
For low power application need low V. The SDE engineering is more beneficial 
in low moderate inversion region. For robust application of the device in GHz range 
applications supply voltage should be minimum three times that of VTH. Through 
simulation,VTH of the device was found as _0.26V. At this value of VTH,  optimized 
process parameters of the device (s, T i, Tox, Lo, NA and w at fixed d=5nm/decade) 
are tabulated in Table 3.2. 
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Figure 3.13: Threshold voltage variations with (a) channel doping at different silicon 
film thickness (b) silicon film thickness at different channel doping concentration 
level (c) silicon film thickness with different gate oxide thickness (d) spacer (e) gate 
length and (f) gate work function, at VDS=1 V and VOD=9OmV. 
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3.5.4 Effects of process parameters on intrinsic gain AY , fT and fix 
In this section for GHz range applications device has been verified in-terms of 
intrinsic gain AV, IT and fM with varying process parameters and the obtained results 
are shown in Fig.3.14 to Fig.3.17. 
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Figure 3.14: Variations of (a) transconductance g., output conductance gd,, intrinsic 
gain A, and (b) transit-time frequencyfT and maximum oscillatory frequency fj vs. 
silicon film thickness Ts;. 
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From the Fig. 3.14 (a), it can be seen that with increasing Ts;, gm decreases 
whereas gds increases. It is due to the fact that higher Vp results in reduced ton 
therefore, the value of gm is reduced remarkably whereas gth is increased significantly 
as a result the intrinsic gain A„ of the device suffer significantly, (see Fig.3.14 (a)). 
Furthermore, for higher TSi thickness, g,,, is reduced noticeably due to less control of 
SCEs and also the device parasitic capacitance increases as a result fT and fit 
decreases as shown in Fig.3.14 (b). This is also due to the fact that fT  and  ft&x  is 
inversely proportional to parasitic capacitance and source/drain series resistance, and 
directly proportional to gm [3.15]. 
As shown in Fig.3.15 (a), g„ decreases moderately whereas gd, decreases 
marginally as a result A„ decreases with increase in Tox. This is due to the fact that 
with increase in gate oxide thickness, the gate capacitance decreases, and the gate has 
less control to the channel. In order to invert the channel, the VTH will increase to 
compensate it. Therefore, Ian decreases as a result gm decreases. In addition, with 
increase in Tox thickness gate to channel capacitance is lowered down as result gm is 
decreased, as a consequence of that fT and f 	are decreased with increasing Tox 
thickness (see Fig.3.15 (b)). 
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Figure 3.15: Variations of (a) transconductance gm, output conductance gd,, intrinsic 
gain A„ (b) transient-time frequency fT and maximum oscillatory frequency fa vs. 
oxide thickness Tox. 
With increase in s, the effective gate length (Leff) increases so carriers do not 
travel at the saturation velocity over virtually the whole of channel, as a result "on" 
current lo„ decreases, therefore, value of transconductance (gm) decreases remarkably 
as shown in Fig. 3.16 (a). However, by increasing s, the electric field at the gate edge 
towards drain has been reduced, which results in reduced values of output 
conductance (gds) sharply (see Fig. 3.16 (a)) as a result A,, (gm/gas), improves 
significantly (see Fig.3.16 (b)). Furthermore, Fig.3.16 (b) represents the variation of 
fT and fMAx with variable s/LG with doping gradient d=5nm/decade at low 
VOD : 90 mV. fT increases with increase in s due to marginally decrease in gm and 
significantly higher decrease in overall parasitic capacitances up to s -0.8xLG., and 
after s>0.8XLG the value of g decrease significantly and source/drain series 
resistance contributed their effects noticeable, hence fT start to decrease with increase 
in s1L0 ratio. fmAx follows the fT trend and improves with s in the range c 0.8xLG. 
From the Fig. 3.16 (b), it can be seen that fT and fi~.X as well as intrinsic gain A, 
achieved maximum value at optimal spacer s - 0.8xL0. 
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Figure 3.16: Variations of (a) transconductance and output conductance (b) intrinsic 
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From the Fig.3.17 (a), it can be concluded that with increase in gate length L0, gm 
and gd, are reduces and intrinsic gain Ati, improves slightly. This is supported by gm 
and gds curves as shown in Fig. 3.17 (a). In addition, fT and fi decreases with 
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increase in L0. This is due to the fact that increased parasitic and decreased g values 
(see Fig. 3.17 (b)). 
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Figure 3.17: Variations of (a) transconductance, output conductance and intrinsic 
gain (b) transit-time frequency and maximum oscillatory frequency vs. gate length Lo 
(device width W=64 um). 
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From the above discussions it has been found that VTH of FD-SOI MOSFETs is 
sensitive to process parameters and device is free from kink effects. The process 
parameters of the device like TS;, T0 , and s are optimized and found approximately as 
0.3xLG, 3nm and 0.8xLG , respectively where LG=90nm at Voa=90mV. The width of 
designed device W was taken as 64 pm for optimum noise performance [3.35]. The 
Source/Drain (SDE) region engineered technique shows the potential of the present 
technology for low power/ low-voltage GHz applications. In the next chapter 
designed device is modeled and performances for high frequency application have 
been carried out. 
3.6 Conclusions 
In this chapter different device design approaches such as thin body, graded 
channel, halo doped, multiple-gate and SDE have been explained. Among them, SDE 
was found very effective approach to combat SCEs as well as for improved high 
frequency analoglRF performance. The basic device physics involved in the 
designing of the SDE has been discussed. Furthermore, the effects of process 
parameters like TS;, To,,, LG and s, on threshold voltage VTH, RF performance matrices 
like Av,fTandfM,x, have been carried out in low moderate inversion region, targeting 
for low power and high frequency applications. Above results suggested that sub 
100nm FD-SOI MOSFETs will be strong contenders for analog/RF applications in 
modem lucrative wireless communications market. 
I. 11 Urii 
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One of the advantages of SOI transistors compared to bulk devices is that at GHz 
frequencies, the substrate does not impact significantly on the behavior of transistors. 
Thanks to the thickness of the buried oxide, the body effect can be safely neglected at 
high frequency [4.1]. Thus, it is not necessary to develop a four terminal model for 
the SOI transistor used for RF applications. In this chapter, a non-quasi-static (NQS) 
small-signal equivalent circuit model of the designed SDE device is presented for 
high frequency applications by accounting its intrinsic and extrinsic parameters. The 
model parameters are extracted and their values are compared with available 
experimental results. 
4.1 Introduction 
The RF model of SOI-MOSFETs is an essential step for the design of 
high-frequency integrated circuits [4.1][4.2]. Low-frequency MOSFETs models can 
be derived from dc analysis using the quasi-static (QS) approach; it means that the 
time dependent behavior is treated as a succession of steady-state situations. 
However at high-frequencies, the quasi-static model losses its validity due to 
distributive effects, since the behavior of the MOSFET can not be treated as a 
succession of steady-state situations, and the channel charge becomes on explicit 
function of time, which is called non-quasi-static (NQS) effects [4.3]. This is a big 
issue of circuit for GHz range applications as discussed in Chapter 1. 
In high-frequency application the quasi-static model breaks down when the input 
signal changes too fast. If the gate signal is varying very fast, the inversion layer 
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charge does not have enough time to respond fully. Therefore, the response of 
inversion layer charges lags behind the input signal [4.4]. In order to exactly express 
the lagging effect for high-frequency, the NQS effects have to be reflected in the RF 
model of transistors. Furthermore, accuracy of such model at high frequency can be 
improved if extrinsic parasitic resistances as well as capacitances are incorporated at 
the gate, drain and source terminals [4.4]. 
In fact many attempts for NQS modeling of transistor have been made in several 
research papers [4.5][4.6][4.7]. The model for MOSFETs used in [4.5] has ignored 
gate resistance. From a viewpoint RF performance of the device, gate resistance (R..) 
is crucial for accounting thermal resistance and impedance matching. The minimum 
noise figure (NF) of device is also strongly affected by the gate resistance [4.4]. In 
the proposed NQS model extrinsic effects (especially gate resistance) have been 
incorporated and it has been observed that it greatly affects NF. In [4.6], small-signal 
modeling of non-underlap SOI FinFET has been presented. Due to its 3D 
architecture, paracitics capacitances are very high, whereas these are lower down in 
gate-underlap design by operating the device in low moderate inversion region 
(VOD = VGS — VTn < 90 mV) [4.8]. Furthermore, underlap design has been adopted 
because its ability to suppress short-channel effects, reducing fringing capacitance 
and improving analog/RF metrics for low voltage applications [4.8]. In [4.7], 
parasitic capacitances have been incorporated to predict the high-frequency behavior 
of device but ignore the key performance figures (like NF, gain and power 
consumption) while in this work these figures are carefully accounted. 
The present chapter deals with non-quasi-static model of underlap single gate 
(SG) SOI MOSFETs by fully accounting parasitic. Also the proposed model 
incorporates channel distributive resistances by incorporated gate-to-source resistance 
(R) and gate-to-drain resistance (Rgdl) as lumped elements. It has been found that 
model gives satisfactory results over broad range of do bias conditions. As for as 
author knowledge goes, such detail investigations of underlap design have not been 
carried out in the literature. Comparison with limited measured available for 
LG = 45nm overlap and it has been found that simulated NF is lower by _20% at 
operating frequency of 20 GHz whereas fT is differ by (>30%) for LG =l30nm 
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overlap. The average errors of Y-parameters between 2D ATLAS and overall model 
(including Rge, gate-drain Cgde and drain-source capacitance Cdse)  are found to be 
5%, whereas results from model excluding extrinsic parasitics and PTM differ 
significantly -22% and -20% respectively, up to 20 GHz. 
The present chapter is organized as follows: Section 4.2 deals with an 
optimization of 90 nm gate underlap SOi MOSFETs in-terms of spacer length and 
bias voltage for low power GHz frequency applications. Section 4.3 elaborates 
modeling and parameter extractions of NQS model for the optimized SDE designed 
device. Section 4.4, explains the comparison of results among the overall 
Y-parameters of model, 2D ATLAS and PTM model [4.10] up to 20 GHz. The 
simulated results are verified with available experimental data. Finally conclusions 
are given in section 4.5. 
4.2 Optimization of Gate-underlap Design 
It is important to note that lateral source/drain doping gradient (d) along with 
spacer (s), define a design trade-off between acceptable SCEs and parasitic series 
resistance as discussed in Chapter 3 and thus require careful optimization of the SDE 
region and bias conditions for improving RF/analog performance. 
4.2.1 Effects of spacer 
The key performance parameters (Cgs, Cgd, gm, gds, fT and fm ) of the underlap 
device are extracted using Y-parameters generated through 2D ATLAS [4.11] [4.12] 
as shown in Fig 4.1(a) and (b). Fig. 4.1(a) shows the variation of gate—to-source 
capacitance (Cgs) and gate-to-drain capacitance (Cgd) with s/Lo ratio between 0.2 
to 1.2. An increase in the spacer (s) shifts the source/drain doping away from the gate 
edge, resulting significant reduction in parasitic fringing capacitances, which leads to 
decrease in Cgs and Cgd. This has important implications for maximizing maximum-
oscillatory frequency (fMAX)  [4.13] [4.141. 
With increase in s, the effective gate length (Leff) [4.13] increase so carriers do 
not travel at the saturation velocity over virtually the whole of channel, this means 
that the "on" current Io„ sensitive to gate length Lo, decreases, so the value of 
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transconductance (ga) decreases remarkably, as shown in Fig. 4.1(a). By increasing 
S. the electric field at the gate edge towards drain has been reduced, which results in 
values of (output conductance) g reduce sharply. Therefore, significant 
improvement in intrinsic gain A, (gm/gth) of the device is recorded (see Fig.4.l (b)). 
At high-frequency these inherent capacitances (Cgs and Cgd) play a very important 
role to enhance fT and fMx [4.8]. Fig. 4.1(b) represents the variation offT and fj 
with SILO at doping gradient d = 5nm/decade [4.13] and at low overdrive voltage VOD 
equal to 90 mV. fT increases with increase in s due to marginal decrease in gm and 
significantly higher decrease in Cgd and C., up to s-0.8XLG at low overdrive voltage 
(VOD = 90mV). After s> O.8XLG, gm decreases significantly compared to Cg' and Cgd 
and fT start to decrease. f follows thefT trend and improves with sfLG in the range 
<0.8. From the Fig.4.1 (b) it can be seen thatfT and f 	as well as intrinsic gain 
achieved maximum value at optimal spacer s - U.8 xL o. 
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Figure 4.1: Variations of sfLG for (a) capacitances (Cg, and Cgd), transconductance (gm) 
and output conductance (gds) (b) fT, fM and intrinsic gain A, of underlap device. 
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4.2.2 Effects of bias 
The basic challenge in analog/RF circuit design lies in achieving good balance 
between bandwidth and power efficiency [4.15]. The gm/Ins ratio is a measure of the 
efficiency to translate current (hence power) into transconductance (gm). Therefore, 
the 9-111)s ratio is sometimes interpreted as a measure of the "trans conductance 
generation efficiency"[4.15] of the device. The gm„IIDS parameter does not depend on 
the device dimensions (to the first order) and its value is inversely proportional to the 
channel inversion level [4.16] [4.17] i.e. low gm/lDS values correspond to strong 
inversion operation and high values to weak inversion [4.18]. 
Fig. 4.2(a) shows the dependence of transconductance—to-current ratio (gm/IDS) and 
transit-time frequency (fT) as a function of drain current for the underlap SOI 
MOSFETs. In contrast to gm/IDS, fT of a transistor is Iargest in strong inversion and 
generally increases with I. As a result, there exit a fundamental trade-off between 
the "transconductor efficiency" and bandwidth of the device i.e. fT. A key task in 
analog MOS circuit design is to determine IDS such that the .bandwidth objectives are 
met while operating at the corresponding maximum possible gm/IDS (lowest power) 
[4.I9]. For a scenario where the bandwidth is flexible and part of an overall 
Optimization process, it is interesting to consider the product of gm/ins and f-, as 
shown in Fig. 4.2(b). Physically, the product of gm/IDS and fT can be interpreted as 
Transconductance-to-net-Charge Ratio (TCR) since IDs/fT has the dimensions of 
charge. It may be noted that gate-underlap MOSFETs operated at low current levels 
(10A/pm) gives peak value of product of g,,, /IDs and fT i.e. [(gm/IDS)xfT]  as shown 
in Fig. 4.2 (b) with optimized spacer (s ; 0.8xLG), which is particularly useful for 
low power analog/RF applications. Due to this both gain and speed of device has 
been improved at optimum s - 0.8xLG. 
Fig. 4.3 shows the dependence of fT and fMAx on drain current for gate-underlap 
and overlap (simulated using PTM model with gate length LG = 130 nm). Underlap 
device shows = 25% higher fT and fMAX  values for IDs within range 10 to 20 µA/µm 
(corresponding to peak of ((g/Ds)  x (fT)). The improvement in fMAX  is due to 
improvement in fT as well as reduced output conductance and lower Cgd. Therefore, it 
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can be concluded that optimal bias current IDS for improved performance is 
14 jA/j m. 
20 	40 	60 	80 
IDs (µ 1WM) 
(a) 	 (1) 
Figure 4.2: Variations of Ins for (a) transconductance-to-current ratio (gm/Ins) and 
transit-time frequency (fr) and (b) transconductance-to-net-charge ratio [(gmfIDs)XfT]. 
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4.3 Small-Signal Model Development 
By adding Rge, Cgde and Cdse (shown by dotted circle) in NQS small-signal model 
given in [4.6], a modified proposed NQS small-signal model for gate-underlap SOI 
MOSFETs is presented in this work as shown in Fig.4.4. In the model, the lagging of 
drain current, behind a quickly varying gate signal is accounted by parameters such 
as Rgdi and Cgd. The corresponding parameters associated with a source excitation are 
Rg,1 and C., [4.20]. 
F 
Cgd Rgd 
Ri [+ m ] GS 
Cgse 
Intrinsic model 
9ds fl 	—I/"  
Cds f 
'Cdse 
Lsd  
l~sc 
Overall (extrinsic + intrinsic) model 
Figure 4.4: Proposed non-quasi-static (NQS) overall (extrinsic + intrinsic) small-signal 
equivalent circuit of gate-underlap SOi MOSFETs. 
In contrast with the intrinsic components, the extrinsic elements are supposed to 
be independent of bias [4.21], at high-frequency; the admittance of these extrinsic 
capacitances is comparable with the admittance of the intrinsic elements. Thus a 
comprehensive small-signal model of the extrinsic effects must also include 
distributive resistances and inductances. This is accomplished economically using 
only a few lumped elements such as the resistive material associated with the source, 
drain and gate are represented by resistances R5e, Rd e and Rgc, respectively. These 
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resistances include the loses with metal contacts and the contact resistance associated 
with source and drain implants and are inversely proportional to the gate width [4.20]. 
The extrinsic gate resistance, Rge includes both the resistance of the finger, which is 
proportional to the gate width, and the metallic losses associated with the connection 
of the gate to reference plane. The contribution of Rge is due to contact resistance, 
sheet resistance of metal gate (rs), channel length, Lc and channel width, W [4.20]. 
Because of the nanometer scale channel and wide source drain region, the intrinsic 
and extrinsic inductances value <lph, so they are negligible in GHz band [4.20] 
[4.211. 
Apart from the series resistance, intercoupling capacitances between the gate, 
source and drain are modeled as, gate-source, gate-drain and drain-source capacitance 
denoted by Csse, Cgde and Cdse, respectively. They are independent of bias and 
proportional to gate width [4.20]. L,d is the channel inductance, has been added, in 
order to consider the effect of the time constant t,,, of transport delay of charges in 
channel region where as Csd is the channel capacitance, which account for drain 
induced barrier lowering (DIBL) effect in the short-channel MOSFET [4.22] [4.23]. 
4.3.1 Extraction of the extrinsic parameters. 
In order to extract the values of the extrinsic components (such as C5se, Cude, Cdse, 
Rge, RSe and Rde), the transistor can be biased in specific region of operation to 
minimize the intrinsic contributions (Vds=O, Lo= 90nm and W=6411m) [4.4]. These 
extrinsic components are extracted using method discussed in [4.1] and these 
extracted values are given in Table 4.1. Among these the extrinsic parameters 
extraction results for Cgse, Cgde t Rge, RSe and Rde vs. frequency have been plotted as 
shown in Fig.4.5. It can be seen that extracted results are independent of frequency 
up to 20 GHz. From Table 4.1, it can be seen that the measured results for Cgse and 
Cgde for bulk MOSFET having Lo = 45nm, W=60µm [4.24] differ from extracted 
value of CgSe and Cgde (SOl underlap technology) significantly (~60%) due to 
mismatches in technology and layout (e.g. in SOi absence of wells and lower contact 
holes makes Cg$e and Cgde lower compared to bulk technology). Extrinsic parameters 
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are de-embedded by following the procedure given in [4.1] and intrinsic model is 
obtained as discussed in section 4.3.2. 
25 5 
i. 	Cgse f Cgde 	- 	- Rge 
- 	- Rse - + - Rde 
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0 	10 20 	30 	40 	so 	60 
Frequency (GHz) 
Figure 4.5: Plot of C e (if), Cgde (IF) and Rge. RSe, Rde (0) with frequency (GHz) at 
VGS=OV and VDS =OV. 
Table 4.1: Extracted value of extrinsic elements (Lo = 90 nm, W = 64 im, 
underlap) 
Extracted Parameter Cg. (IF) Cad. (fF) C&,, (IF) Rg,(0) R. (S1) Rde (S~) 
Value (this work) 4.6 4.6 1.1 3.0 1.14 1.14 
Measured value [4.241 20 20 8 *NA *NA *NA 
*NA Nat available 
4.4 Intrinsic Small-Signal Model 
After de-embedding of extrinsic parameters, intrinsic model is obtained as shown 
in Fig.4.6. The intrinsic parameters of underlap device, at optimized bias, have been 
extracted as discussed in [4.1], [4.6] and these values are summarized in Table 4.2. 
The intrinsic parameters values (gm, gds, Cgs, Cgd, Rgsi and Rgdi) are verified at 
different gate overdrive and drain voltages as discussed in next section, in order to 
verify the proposed model validity up to 20 GHz. 
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Figure 4.6: Non-quasi-static (NQS)-intrinsic small-signal equivalent circuit model of 
SOI MOSFETs after de-embedding the extrinsic elements. 
Table 4.2: Extracted parameters of intrinsic elements (VOD = 90mV, LG = 90 rim 
and W = 64µm) 
Extracted 
Parameter 
C, 
(IF) 
Cgd 
(fF) 
Cd, 
(fF) 
g, 
(mS) J S) 
gds R 
(0) 
1 ;di 
(S2) 
Tm 
(Ps) 
Lsa 
(nH) 
Value 15.57 3.75 1.13 11.07 0.65 15.35 12.1 0.747 0.612 
4.4.1 Effects of gate overdrive and drain bias voltages in intrinsic parameters 
Fig. 4.7(a) to (c) shows the gate overdrive voltage (Voo) dependence of the 
intrinsic small-signal parameters (Rgd;, Rgsi. Cgd, Cgs, g, and gds). As shown in 
Fig. 4.7(a), the Rte; and Rgdi are decreased as VOD increases, because the charge inside 
the channel is increased. Fig. 4.7(b) demonstrated that g,, is higher by - I5% in 
comparison to overlap design whereas gds is lower by -25% compared with overlap 
design at VOD = 90mV. Furthermore, the reduction in the internal fringing capacitance 
due to the underlap profile results in lowering of the C&, and Cs,j by -25% compared 
with overlap in low moderate inversion region (VOD = 90mV) as shown in Fig.4.7(c). 
Cgs/Cgd ratio is an important limiting factor for sub-100 nm channel MOSFETs for 
analog/RF application 14.15]. A decrease in Cg/Csd ratio implies a loss of channel 
charge and the increase in parasitic feedback capacitance, which is improved in 
underlap design. From the Fig. 4.7(d), it can be seen that in underlap channel 
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architecture improved Cgg/Cgd ratio by H2O% due to enhanced gate controllability and 
suppressed SCEs. 
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Figure 4.7: Dependency of (a) Rte1 and Rgdi (b) gm and gds and (c) C. and Cgd (d) 
Cgs/Cgd with VOD at VDS =1V. 
Fig.4.8(a) to (c) show drain-to-source bias (VDs) dependency of Rgd,, Rg i, Cgd, Cgs, 
g,,,, and gds. It can be seen from Fig. 4.8(a) that Rgs; does not change whereas Rgdj 
increases with VDS. It is due to the fact that the channel becomes more tapered and its 
resistance (R) increase with increase in V05. Fig.4.8(b) shows that g is increased 
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by - 15% whereas gd, decreased by - 25% in comparison to overlap design with 
increase in VDS. Fig. 4.8(c), shows that on increasing VDS, Cg, and Cgd are lowered by 
25% compared to overlap technology. From the Fig. 4.8(d), it can be seen that 
Cg/Cgd is increased by = 15% compared to overlap device at VDS = 1V. 
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Figure 4.8: Dependency of (a) Rgi and Rgd; (b) gm and g (c) Cg, and C5d (d) Cgs/Cgd 
with VDS at VOD = 9umV. 
4.4.2 Frequency plot of transconductances and capacitances 
Fig. 4.9(a) shows the extraction results for transconductance gm and output 
conductance gds. It can be seen from the Fig. 4.9(a) that these extracted results are 
almost independent of frequency up to 20 GHz. The measured results of gm for 
MOSFET having LG = 130 nm, W = 20µm (VOD = 780mV, VDS 1.5V) [4.3] differ 
from extracted g te almost by = 10% whereas gds differ marginally by <5% at 
operating frequency of 20 GHz. It is primarily due to mismatch in device technology 
and gate overdrive. Cgd of the model shown in Fig. 4.6 reflects the fringing overlap 
capacitance, while Cg, is split between active, fringing/overlap capacitances. As a 
result the difference between Cg, and CSd represents the active capacitance of the 
MOSFET, which controls the channel gate charge. Plot of C., and Csd versus 
frequency are shown in Fig. 4.9(b). It can be seen from the plotted results that they 
are almost independent of frequency up to 20 GHz. The measured results for Cgs for 
MOSFET having Lo =130nm, W=20µm, overlap (VOD = 780mV, VD5=1.5V) [4.3] 
differ from extracted C. aproximately by =40%, where as Cgd differ significantly 
X50% at operating frequency of 20 GHz. The reduction in Cgd and Cg, are due to the 
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lower friging capacitances in gate-underlap technology. It can be concluded that 
gate-underlap technology offers significantly lower capacitance. The variations of 
non-quasi-static components Lsd and trm with respect to frequency are shown in 
Fig. 4.9(c), it can be seen from the figure that these values are nearly constant up to 
20 GHz. 
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Figure 4.9: Dependency of (a) gm and g', (b) Cgs and Cgd and (c)Tm and LSd with 
frequency (GHz) at VoD = 90mV and VDS =1V. 
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4.5 Y-Parameters Simulation Results 
Fig. 4.10(a) to (d) show the plot of real and imaginary part of Y-parameters vs. 
frequency up to 20 GHz in low moderate inversion region (VGS —VTH c 90mV) for 
equivalent circuit model shown in Fig.4.4. The NQS overall model shown in Fig. 4.4 
has been implemented in Advanced Design System (ADS) [4.25] and compared with 
PTM (QS) and 2D ATLAS up to 20 GHz. In the Y-parameters plots 
(see Fig. 4.10(a) to (d)) the text "NQS small signal model with" label correspond to 
that the effects of Rge, Cgde and CdSe are included , whereas the text "NQS small 
signal model without" label correspond to the fact that Rge, Cgde and Case  are not 
included. It can be seen from Fig. 4.10(a) to (d) that the Y-parameters including 
extrinsic parasitics in the NQS model gives good agreement with 2D ATLAS, 
whereas difference of -20% and =22% are found in PTM model and NQS model 
. 
	
	excluding the extrinsic parasitic effects, respectively. Therefore, it can be concluded 
that proposed NQS model gives accurate prediction of Y-parameters upto 20 GHz. 
Gate resistance represents the electrode resistance, which is significantly 
contributing the effects on input admittance Y11. As frequency increases, the small 
signal charges distribution in the channel moves towards the source, so the source 
partition of the charge does not suffer as drastically as the drain portion. The real part 
of Y„ arising due to charge redistribution is proportional to the product of frequency 
and source partition of the small-signal charge. We therefore, expect that, as the 
frequency increases, both real and imaginary part of Y II will also increase while QS 
model predict a constant real of Yt I . So the real part of Y11 of NQS model has to 
increase with frequency [4.26]. From the Fig. 4.1 0(a), it can be seen that Re (Y11) 
presented by solid line and Im(Y,I) presented by dotted line, increases with frequency 
which is in conformity with theory [4.26]. 
Fig.4. 10 (b) shows the plot of reverse transfer admittance, Y12 vs. frequency. It 
relates the current in the gate due to change in the drain voltage. It is expected that 
Y12 should be decreases as frequency increased as discussed in [4.5]. The plotted 
results of Y12 (see Fig.4.10 (b)) follow this expected trend. The plot of forward 
transfer admittance, Y21. vs. frequency is shown in Fig. 4.I0(c), which control the 
drain current to gate voltage. It can be seen from Fig. 4.10(c) that Y21 decreases as 
r'. 
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frequency increases. It is because Y21 is directly proportional to g and in previous 
section it has been seen that gm decreases with frequency. It can be seen from the 
results of a Y-parameter of SDE MOSFETs, Rge significantly affects real parts of Y11, 
Y12 and Y21, which is in conformity with theory [4.4]. 
As frequency increases, the inversion layer charge does not have enough time to 
respond fully and thus the magnitude of output admittance, Yom, which models this 
response will be small hence real and imaginary part of Y22 should tend to zero. But 
quasi-static model predicts a monotonically decreasing value for the real part of Y22 
and a constant capacitance Cgd, hence, a monotonically increasing imaginary part of 
Y22 is observed as shown in Fig. 4.10(d)). 
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Figure 4.10: Variation of real (Re) and imaginary (Im) parts of Y-parameters with 
frequency at Von = 90m V and Vos,IV for (a) Y11 (b) Y12 (c) Y21 and (d) Y. In all 
these figures, solid line and dotted lines are used for real and imaginary parts of 
Y-parameters, respectively. 
4.6 RF-Performance Matrices 
The main performance parameters characterizing radio-frequency operation of the 
MOSFETs are the transit time frequency fT and maximum oscillatory frequency f, 
which are described below: 
4.6.1 Transit-time frequency (T) 
The fT, corresponds to frequency at which the small-signal current gain, H21 is 
equal to unity [4.18]. It is characteristics of the intrinsic device and does not account 
for resistances other than that of the channel. However, the current gain is extracted 
r. 
N 
A 
when the output termination of the device is a short circuit therefore this figure is not 
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representative of the power gain that can be expected. It can be calculated as [4.13] 
[4.24] : 
em  fT — 2.a(Cgs+Cgd) 	 (4.1) 
4.6.2 Maximum oscillatory frequency (f x) 
The f, is the frequency at which the small—signal power gain is equal to unity 
under optimum matching conditions; which is called unilateral power gain (ULG). It 
includes the effect of resistances that are in series with the channel (extrinsic). It can 
be calculated as [4.13] [4.24]: 
	
fMAX = 	 fT -- - 	 (4.2) 
2 2rrfTRge(Cgd+Cgde)+gds(Rge+RSe+Rgst) 
Fig.4.11 shows the plot of Het and ULG with frequency. As shown in Fig. 4.11, 
fT and fMc  were found equal to .108 GHz and -130 GHz, respectively. Table 4.3 
gives the value of fT and fr t&x of underlap device under discussion and limited 
available measured data from literature for these parameters. It can be seen from 
Table 4.3 that fT of gate-underlap device is much higher (-30%) than measured data 
of overlap technology due to relatively lower fringing capacitances [4.13]. 
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Figure 4.11: Plot of H21 and ULG with frequency (s - 0.8XLo , d =5nmldecade 
W=64 pm, VOD = 90mV and Vns= IV). 
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4.7 Noise Figure 
At high frequency noise figure (N.F) is another important figure-of-merit of SOI 
device. Low gate resistance is crucial for obtaining a low noise factor therefore, the 
use of silicide or metal gates are preferred [4.21]. The plot between NF vs. frequency 
at different value of Rge is shown in Fig.4.12 and it can be concluded that Rge 
contributes to the input thermal noise, which can be calculated using 
vng = 4kT. Rge. Af as discussed in [4.4]. At operating frequency of 20 GHz and 
with Rge 3, the NF was achieved as 2.8dB. The simulated NF (with Rge-3SZ) 
compared very well with experimental value as shown in Fig. 4.12. 
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Figure 4.12: Plot of N.F at operating frequency 20 GHz (s - 0.8XLG, d=5nm/decade 
	
W=64 am, Vnn = 90mV and 	1v). 
Table 4.3: Comparison of fT of this work with measured data [4.3] 
Technology Gate Iength LG Operated Bias fT 
SOI MOSFET [4.3] 220 nm VOD = 780 mV, VDS = 1.5V 56 GHz 
SOI MOSFET [4.3] ISO nm VOD = 780 mV, VDs = 1.5V 75 GHz 
SOl MOSFET [4.3] 130 nm Vol) = 780 mV, VDS = 1.5V 85 GHz 
SOI MOSFET 
(this work) 
90 nm (effective gate 
length, 	I30nm 
VOD = 90 mV, V1 = IV 108GHz 
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4.8 Conclusions 
The 'enormous potential of SDE region engineering in SOI-MOSFETs for 
analog/RF applications has been extensively analyzed for 90nm gate length. It has 
been found that with optimal spacer s - 0.8xLG, SDE device gives improve 
performance. From the results it has been observed that this optimal spacer reduces 
feedback capacitance sufficiently to enhance intrinsic gain A„ of device as well as 
both fT and fMAx- Gate underlap MOSFETs operated at low current levels 
(- ] 0µA/µm) corresponding to peak of [(g,,, /IDs) xfT] (sweet spot) are particularly 
useful for low power analog/RF applications as both gain and speed of device has 
been improved. The small signal model parameters attributed to the NQS effect are 
accurately determined. The validity of this model has been demonstrated comparing 
with Y-parameters generated by 2D ATLAS and found excellent matching with 
overall model (with an average error SS°lo) where as results from PTM (QS) model 
and model excluding extrinsic parsitics have significant difference >20% and 
22%, respectively. The simulated results of this work have been verified with 
limited measured data available in literature. These results presented in this work 
show attractive potentialities of underlap technology for GHz applications 
(up to 20 GHz). In the next chapter the developed NQS model has been tested by 
designing component of front end block like LNA for wireless LAN applications. In 
addition, a dual-bands cascode mixer (2.4GHz and 5.8GHz) has been designed using 
the large-signal SOI-BSIM4 model by incorporating some of the key extracted 
parameters of SDE device. 
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Chapter 5 
RF CIRCUITS DESIGN 
5.1 Introduction 
In Chapter 4, RF modeling and performance investigations of the designed device 
for low power high frequency (>10 GHz) applications have been carried out. In order 
to test the NQS small-signal model developed in this work, various RF circuits have 
been designed and simulated and their results are compared with previous published 
experimental data. Therefore, in this chapter key front-end blocks of wireless 
transceiver such as low noise amplifier (LNA) and mixer are designed and simulated. 
The chapter is organized as follows: In the section 5.2, design goals and objective 
of LNA has been explained. Complete cascode LNA design and comparison with 
limited measured data have been presented in section 5.3. In addition, typical issues 
related to RF down conversion mixer and design topology of dual-bands cascode 
mixer have been discussed in section 5.4 and finally conclusions are given. 
5.2 Design Goals and Objectives 
In order to amplify high frequency signal picked from the antenna in to modern 
wireless communications systems with low noise and down conversion of this high 
frequency signal to low frequency require LNA and mixer. The received signal could 
be in the sub-micro voltage range to amplify this necessitates the need for a low noise 
amplifier. In designing the circuits for a modern wireless system the major issues are: 
low noise figure, high gain, high linearity and low power consumption. However, in 
designing of these blocks there are certain goals and objectives, which are either to be 
met individually_ or by both. These include: 
➢ Minimizing the noise figure for both LNA and mixer. 
W T Circuits Design 
> Mixer design should provide gain, dynamic range, port-to-port isolation with 
sufficient linearity, typically measured in-terms of third-order intercept point 
IP3. 
➢ Both mixer and LNA should provide a stable 5052 input impedance. 
5.3 LNA Design 
Designing a LNA in SOI-CMOS requires a few considerations especially 
concerning the substrate effects which GaAs RF designers do not have to worry 
about. The first major consideration is the increased capacitance of bond pads due to 
the semi-conducting substrate. These capacitances limit the achievable frequency 
range for LNA applications. Since on-chip inductors (especially on low resistivity 
silicon) have very low Q. Inter-stage matching also requires low-loss capacitors and 
inductors. CMOS capacitors do not fulfill this requirement either. Thus, for a CMOS 
LNA; usually the impedance matching networks are external. This design includes 
input matching as well as output matching both. In this section, a fully integrated 
SDE LNA is designed for wireless LAN applications using Advanced Design System 
(ADS) [5.1]. 
5.3.1 The design 
The cascode inductive source degeneration topology was adopted for the design 
of the LNA, as it allows a good trade-off between the input/output matching and the 
noise figure. The cascode configuration allows a good stability by achieving good 
isolation between the input and the output as well as reducing the Miller effect [5.2]. 
The topology of the cascode inductive source degeneration is shown in Fig. 5.1. It is 
combination of common source transistor NO and common gate transistor (M2), Mi 
produces high input impedance and Iow output impedance, M2 provide low input 
impedance and high output impedance therefore, the gain of this combination is high. 
The small-signal equivalent circuit seen at the input of the LNA is shown in 
Fig. 5.2. In this circuit, C~ is gate to source capacitance, Ls and Lg are source and gate 
inductors, respectively, whereas signal source impedance RS = 5052. As stated above 
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this topology reduces Miller effect on the gate of M1. Therefore, Csd effect has been 
neglected to ease the calculation: 
Figure 5.1: Schematic of cascade source degenerated LNA 
VRr  
F cgs 	Y gM VGS 
Zui 	din 
~TGS 	 L 
Figure 5.2: Small-signal equivalent circuit to evaluate input impedance. 
By carrying out small-signal analysis of circuit shown in Fig.5.2, voltage at the input 
node V; (apply KVL) and output current Io (apply KCL) can be expressed as: 
yin = Ian [s (Lg + L5) + 5C ] + loS L5 	 (5.1) 
gS  
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1  
Io = gmV~s = gm [in X 	
( 
sags 	 5.2
) 
Where gm = transconductance of M1, I;n = current at the input node, 
VGS = gate-to-source voltage. 
Using (5.1) and (5.2), input impedance Zen can be expressed as: 
Z jn = 
Vin = 5 (Lg + L) + 1 + -_ Ls 	 (5.3) 
]in 	 5 S Cgs 	Cgs 
In (5.3), gR, represents the transconductance of Mi. Inductors LS and Lg together with 
capacitance Cgs form a resonance tank which should resonate at the operating 
frequency o-,. Therefore, a real impedance of 500 can be obtained when the 
condition (5.4) and (5.5) are met. 
[m[Zi.] = 0 -4 uo(Lg + Ls) 	cW0 —JcLg+L.)Cgl 	
(5.4) 
n gs  
Re (Z; ) = R5 = 5011 	"' Ls = WTLs 	 (5.5) 
Cgs 
Where 0T =2nfT is the cut-off frequency and can be approximately as the ratio of g, 
and cgs [5.2]. Here for higher gain, L, should be typically small and may be realized 
by the bond wire [5.3]. Lg can be implemented by spiral inductors [5.4]. If the effect 
of the gate-to-drain overlap capacitance Cgd is included, then, a better approximation 
at resonance is given by: 
Zin = mTLs 	 (5.6) 
Where WT is effective transition frequency and can be expressed as: 
(oz = ` c 	 (5.7) 1+z Cgs B 
From (5.7), it is clear that wT of the MOS device degrades by the gate-drain 
capacitance (Cgd). 
At series resonance of the input circuit, the impedance is purely real and 
proportional to L5. By choosing LS appropriately, the real term can be made equal to 
the signal source impedance RS = 50Q. The gate inductance Lg is used to adjust the 
resonance frequency once L, is chosen to satisfy the criterion of 5052 input 
impedance. Since the input impedance is purely resistive only at resonance, an 
additional degree of freedom, provided by inductance Lg is needed to "guarantee this 
condition. Furthermore, Lo and Co are output matching components. The LNA design 
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parameters have been calculated using (5.4) and (5.5) and their values are 
summarized in Table 5.1. 
Table 5.1:LNA design parameters at operating frequency of 5.8 GHz. 
Design Parameter L8 (nH) L, (nH) Lo (nH) C.(pF) 
Value 8.5 0.20 0.40 l.2 
5.3.2 LNA noise optimization 
Now the issue of minimization of the LNA noise figure (N.F) will be discussed. 
To develop the desired noise optimization technique, we must express noise figure in 
a way that takes power consumption explicitly in to account. Given a specified bound 
on power consumption, the method should then yield the optimum device that 
minimizes noise. The general expression for noise figure is given as: 
F = FMIN + ~S [(Gs — GOPT)2 + (Bs — BOPT)2] 	 (5.8) 
Where F= Measure of the distortion in signal-to-noise ratio, FM rN = minimum noise 
figure, R. = Noise sensitivity resistance, GS = real part of the source admittance, 
Bs = source susceptance and BOPT = optimal source susceptance. When Gs = GPOT 
and B5 = BopT then from (5.8), it is obvious that: 
F = FMJN 	 (5.9) 
If this theory is applied to MOSFET, then as discussed in [5.2], YoPT results look 
like: 
GoPT = 0c co Cgs sY (1— IcI2) ; BOPT = O 	 (5.10) 
Using (5.10) in (5.8), FMIN can be expressed as: 
FMIN - I + T (yS(1 —~c~~)) - 1+2.3-   r ] 	 (5.11) 
Now at GOPT, FMIN has been achieved but power captured by antenna does not flow 
well. It is because Goy 	A larger width W of MOSFET is required to achieve 50XQ 
GOPT and associated losses are high. Now to adjust the noise to a low value as well as 
reduce the associated power losses, need optimum MOSFET width Wop ,P. With 
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WopT,p, input quality factor Qsp turns out to be - 4.5 as discussed in [5.2] and it can 
be written as: 
Qsp — wCgsxRs r wCg 	 (5.12) sx50  
[if C = 3 Cox x W x LG and Co,—To%], then Qs P can be written as: 
	
QSp wxWxL 	
5.13
GxCaxx50 	 ( ) 
Using Qsp = 4.5, in (5.3) WopT,p can be expressed as: 
1 1 WOPT,P — 6Tr f LC Co 	 5.14) ( xx 50  
WoPr,rxf = 	1 	=  6n LG Cox x RS 	K" (pmxGHz) 	 (5.15) 
K" for typical state-of-art CMOS process under 5052 system was found - 500 [5.2]. 
Usingf equal to 5.8 GHz in (5.15), optimum width WOPT,p can be calculated, which is 
found close to the actual width used in final design of LNA. Now, the simulation 
results of LNA are presented. 
5.3.3 Simulation results 
In this section the simulation of cascode LNA is carried out using the small-signal 
model presented in Chapter 4, where extrinsic parameters are carefully accounted. 
The S-parameters for LNA shown in Fig.5.1 have been generated using Advanced 
Design System (ADS) [5.1 ] as shown in Fig. 5.3(a) to (b). As results are shown in 
Fig. 5.3(a) to (b) a good input and output match was demonstrated by S11 -1 5dB and 
S~2 --I6dB, respectively at frequency of interest 5.SGHz. It can be seen from Fig 5.3 
(b) that with incorporating extrinsic parameter, power gain (S21) is increased at the 
cost of marginally high noise figure NF. Using the S-parameters value, Rollet's 
stability factor "k" [5.2] was found ; 2.5 >>1, which suggest that the designed circuit 
is unconditionally stable [5.2]. If LNA is not stable, it would become useless since 
major properties including bandwidth, gain, noise, de power consumption and 
impedance matching will be significantly degraded [5.2]. But in this design stability 
factor has been found to be higher than 1 as shown in Fig. 5.4, which suggests the 
suitability of the design. 
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Figure 5.3: Plot of S parameters vs. frequency (a) S11 and S22, (b) S21 and S12. 
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Figure 5.4: Plot of N.F and Rollet's stability factor k vs. frequency 
53.4 FIGURE- of -MERIT OF LNA (FOMLNA) 
In order to verify the performance of the designed LNA with other designed LNA 
which are available in literature. A new Figure-of-Merit of LNA (FOMLNA) which 
can be defined as. 
_ 
FOMLNA — (F-1)Pdc (5.16) 
Where G is available signal power gain, F is the noise factor and Pd, is the do power 
consumption. Using the small signal equivalent circuit presented in [5.6], analytical 
equations of available power gain G, noise factor F and do power consumption Pao 
can be derived as follows [5.6]: 
1
(wCg') 4
gm (5.17) 
Where gm and C are transconductanee and gate-to-source capacitance, respectively 
and co is the operating angular frequency. 
Sid
(21,9—T
igs} z F - 1 + — 	 Rs4kT  
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Where Sid is the channel thermal noise spectral density and R = 50K2. 
Qdc = IDSVDD 	 (5.19) 
Now using the gain, noise factor and power consumption in (5.18)-(5.20), FoMLNA 
can be calculated using (5.16). Extracted value for C9, and gm were used for 
evaluating FOMLNA. 
FOMLNA has been used to compare the performance of the presented design with 
other cascode designs and results are summarized in Table 5.2. A good input and 
output match was demonstrated by S i i- —15 dB, and S22 - —16 dB, respectively at 
operating frequency of 5.8 GHz for the presented design. However, comparison of 
these parameters with experimental results for 180 nm bulk technology shows nearly 
similar values as - -14dB and - -17dB @ 5.7 GHz, (IDs = 2.2mA), respectively 
[5.71. Furthermore, by comparing simulation results for FoMLNA with limited 
available experimental data [5.7] [5.8], specifically from 180nm (Ins=2.2mA) and 
180nm (IDs=3.2mA) bulk technology of slightly longer, effective gate length, it is 
clear that underlap SOI offers significantly higher FOMLNA (see Table 5.2). For low 
power applications and maximum performance, low gate overdrive (VOD) is always 
desirable. So, the appropriate value of VOD to obtained maximum value of FoMLNA 
need to be determined. Therefore, FoMLNA is plotted over various gate overdrives as 
shown in Fig.5.5 and maximum value of FoMLNA is observed at optimized value of 
VOD =90mV. 
40 	—&— With extrinsic parasitics 
f Without extrinsic parasitics 
32  
24 
16 
0 w 8 
0 
0 	50 	100 	150 	200 
Gate overdrive voltage VOD (mV) 
Figure 5.5: Plot of FoMLNA vs. gate overdrive voltage 
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The LNA design using underlap device including extrinsic parasitic predicts a 
factor of nearly two times improvement in FoMLNA compared with by excluding 
them. Furthermore, comparison with non- underlap (simulated using PTM model) and 
Iimited measured data, it was found that our design performance (in-terms of 
FoMLNA) is three (with measured data) and six (with non-underlap) times higher. 
After including extrinsic parasitics the input and output reflection losses S11 and 
S22 are being lowered as compared to excluding extrinsic parasitics as shown in 
Fig.5.3(a). Therefore, the gain of design LNA has been increased (see Fig. 5.3 (b)) at 
the cost of marginally high N.F. (see Fig.5.4). From Table 5.2, it can be concluded 
that FoMLNA (underlap) with extrinsic parasitics has been improved due to improved 
matching in Sit and S2Z. 
Table 5.2: Calculated value of FOMLNA for different cascode design. 
Technology Frequency 
(GHz) 
G F-1 Pd c 
(mW) 
FOMLNA 
(mW'I) 
90nm SOI with extrinsic parasitic 
(This work) 
5.8 50.11 0.77 2.25 28.9 
90nm SOI without extrinsic parasitic 
(This work) 
5.8 15.84 0.62 2.25 [ i.37 
130nm PTM bulk (This work) 5.8 11.2 1.18 2.25 4.22 
180nm Bulk experimental work [5.7] 5.7 13.96 1.18 4 3.15 
180nm Bulk experimental work [5.8] 5.7 45.65 1.23 3.2 9.5 
The simulated results of this work has been verified with limited measured data 
and found to match well values at the frequency of interest. At circuit level the 
validity of proposed NQS overall model of underlap device has been explored by 
designing a cascode LNA operating at 5.8GHz. Using defined FoMLNA, it has been 
found that designed LNA based on gate-underlap gives significant (nearly six times) 
improvement compared to non-underlap (simulated using PTM model with 
LG=I30nm). Furthermore, comparison with limited measured data of 180 nm bulk 
technology, it was found that our design performance (in-terns of FoMLNA) is nearly 
three times higher. 
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5.4 Mixer Design 
The Mixers translate up the intermediate frequency (F) signal to RF career 
frequency (fp) during transmission (up converting mixer) and pull down RF carrier 
to f F signal during reception as shown in Fig. 5.6. 
F ,C) fRF 	 fR 
1 	 2  
fLo 
3 
E 
(a) 	 (b) 
Figure 5.6: Schematics of (a) an up converting mixer and (b) a down converting 
mixer OF = intermediate frequency, fy = RF carrier frequency and fLo = local 
oscillator frequency. 
The local oscillator (LO) frequency fro used in the mixer should be of large signal 
power to maximize the conversion gain. However, at GHz frequencies it is very 
difficult to get a large LO power out of a silicon devices, especially with CMOS 
technology whereas GaAs is very costly. So, in this work a new gate-underlap SOI 
technology has been proposed to design mixers for low power applications. Even 
though the mixing can be achieved with weak LO, but the conversion gain (Ge) would 
significantly small. Hence, the conversion gain as well as noise figure must be 
obtained at a reasonable LO power level (- 0 dBm). 
5.4.1 Design issues 
Typical issues related CMOS mixers design are: 
> Low noise 
➢ A moderate conversion gain (Ge) for the reduction of noise contribution 
due to the IF and base band applications 
> High Linearity and dynamic range. 
➢ Low coupling from the LO-to-RF port. 
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➢ Suppression of LO feed through (leakage) to the IF port. 
> Good matching at the RF, LO, and IF ports. 
These design issues are accounted during design of dual-bands mixer as discussed in 
the next section. 
5.4.2 Dual-bands cascode mixer 
Low cost and Iow-power RF circuits, which can support multiband operation in 
single chip such as the IEEE 802.11 alb/g (2.4-6GHz) wireless local area network 
(WLAN) dual-bands system, are in great demand [5.10]. In this kind of approach, one 
integrated unit for both the bands having good performance with moderate cost is 
used. In contrast to multiband, conventional design technique adopt for different 
single-band transceiver circuits in parallel for different frequency bands, as a results 
implementation cost is high due to large chip area and higher power consumption 
[5.11]. 
Dual-bands mixer using differential pair amplifier and Gilbert cell mixer have 
been reported in [5.12] [5.13]. But they are bulkier and take large chip area and 
consume more power, as a result their implementation cost is higher. In order to 
improve these drawbacks, in this work, a cascode mixer has been proposed, as shown 
in Fig.5.7 with target bands of 2.4 and 5.8GHz. It is a single stage cascode circuit 
consume power almost half of the differentially balance configuration while keeping 
the similar gain performance and offers low noise [5.14]. 
Furthermore, cascode structure also has good 	LO-to-RF isolation, which is 
required as LO-to-RF feed through results in local oscillator (LO) signal leaking 
through an antenna [5.15]. Apart of advantages stated above cascode mixer has 
another major advantage over single device mixer is that the RF and LO signals can 
be applied to the separate gate (see Fig.5.7) to achieve improved isolation [5.15]. 
Some of the key extracted parameters of gate-underlap device (gate-source 
capacitance Cg,, gate-drain capacitance Cgd, drain-source capacitance Cds, gate, source 
and drain contact resistances Rge, R5e and Rd,, respectively) were used in large-signal 
SOI-BSIM4 model (see inset of Fig. 5.7, dimensions are taken same as in gate-
underlap design) [5.16] [5.17] and design of dual-bands cascode mixer for 2.4GHz 
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and 5.8GHz bands has been carried out. The more details about SOI-BSIM4 model 
can be found from Appendix C. The performance of the designed mixer is based on 
new Figure-of-Merit (FoMmixer), involving GG, NF, IP3 and dc power consumption Pdc 
has been evaluated as discussed in section 5.4.6. In addition, the performance of 
mixer in-terms of FoMMixer is compared with experimental results. It was found that 
FOMmixer of our design is higher with previous published non-underlap bulk 
experimental results (see Table 5.4). 
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5.4.3 Circuit operations 
The cascode topology is composed of common-source MOSFET Ml and a 
common-gate MOSFET M2. This configuration allows a good stability by achieving 
good isolation between the input and the output as well as reducing the Miller effects 
and results in higher gain. The isolation between every two ports of a mixer is of 
great practical importance, which is a measure of frequency component suppression 
among different ports. It is generally desirable to minimize interaction among RF, IF 
and LO ports. Port isolation is also important in determining the amount of filtering 
required before and after the mixer [5.15]. 
Since LO signal is quite large as compared to the RF signal, any LO-RF feed 
through or leakage, if not filtered out, may cause problems in the subsequent stages of 
the signal processing chain. In addition, large RF and LO feed through signals at the 
IF output may saturate the IF port and decrease the linearity of the mixer [5.18]. 
Since, the LO, RF and IF ports are separated out in the design, this not only improves 
the LO-to-RF, LO-to-IF and RF-to-IF isolation but also enhances the linearity as well 
as provides improved matching at the ports. The applied LO signal modulates the 
common node voltage at node X shown in Fig.5.7. The modulated node is the drain 
of Mi resulting in the mixing of LO and RF signals. Frequency mixing occurs due to 
the modulated gm and drain-source conductance gds of M1. The upper transistor M2 
remains in current saturation over most of the LO cycle, thus, it operates, 
simultaneously, as a source-follower amplifier for the LO and a common-gate 
amplifier for the intermediate frequency (IF) signal [5.19]. 
The LO voltage at gate of M2 swings the drain-source current IDS  of the MI and 
then RF frequency is converted to a baseband signal in M2 [5.19]. The common 
source transistor is operated in the low moderate region close to the threshold voltage 
exhibits a steep change of gm vs.Vos. The large LO signal can efficiently modulate 
the gm of a transistor biased in this region. Moreover, by choosing the bias point close 
to VTH minimal do power consumption is achievable. 
The input/output matching network consists of one LC parallel resonator 
cascading one 'LC series resonator, as shown in Fig.5.7. The width W of each 
transistor Mi and M2 was taken as 64µm for optimum noise performance having gate 
119 
qq Circuits Design 
length LG as 130nm. The multiband (2.4/5.8 GHz) requires low pas (LP) to band 
pass/band stop transformation [5.20]. Using above transformation the gate inductance 
Lg of M, and C, get transformed to parallel element and L1, Cgs of M1 get transformed 
to series element as a result achieve a dual-bands transfer function at the input side. 
Similar, procedure can be followed at the output side for elements L2, drain 
inductance Ld of M2 and Cz as shown in Fig.5.7. Their value (L., C1, Li , Cg5, L2, Ld 
and C2) can be calculated using the technique as discussed in [5.20] and results are 
summarized in Table 5.3. 
Table 5.3: Design parameters of dual-bands mixer. 
Design 
parameters 
L~ 
(ni) 
C1 
(pF) 
L, 
(nH) 
L2 
(nH) 
Ld 
(nn) 
Cgs 
(tF) 
C2 
(pF) 
Values 3.9 5 4.5 3.1 4 15.5 0.30 
5.4.4 Simulation results 
The results of port—to-port isolation for dual-bands (2.4GHz and 5.8GHz) cascode 
mixer have been generated using Advanced Design System (ADS) [5.1] and their 
plots are shown in Fig. 5.8(a) to (c). The simulation process was performed at 
targeted RF frequencies fpF of 2.4GHz and 5.8GHz with a fixed  f F of 100MHz. The 
designed mixer has been found to give isolation for LO-to-IF as ;-20dB, LO-to-RF 
as =-18dB and RF-to-IF as =-13 dB at 2.4GHz, whereas these isolations, at 5.8GHz, 
were found as--I6dB, --14dB and =-11.5dB, respectively, (see Fig. 5.8(a) to (c)) 
with fixed intermediate frequency. /r of 100MHz. All the isolations were found good, 
which suggest suitability of the design. 
The Fig. 5.9 (a) represents the conversion gain (Ge) vs. RF frequency. The mixer 
demonstrates - l 3dB gain at 2.4GHz and ;10dB at 5.8GHz (see Fig. 5.9(a)). 
Fig. 5.9 (b) shows the plot ofN.F with input RF frequency at constant IF and its value 
was found as =5dB @ 2.4GHz and -7.5dB @ 5.8GHz. These results were simulated 
with a fixed f F of 100MHz, while RF frequency is varied. 
The two tones for [P3 calculation were set as 5.8GHz and 5.799GHz with IMHz 
separation for 5.8 GHz band. Similarly, for 2.4GHz band, these tones were set at 
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2.4GHz and 2.399GHz and fundamental and third-order inter-modulation output 
power versus input RF power were plotted as shown in Fig. 5.10 (a) and (b). The IP3 
was obtained as = 2.5 dBm @ 2.4 GHz, whereas this value achieved as -1.2 dBm 
@5.8 GHz (see Fig. 5.10(a) and (b)). 
Figure 5.8: Plot of port isolation for (a) LO-to-IF (b) LO- to-RF and (c) RF-to-IF vs. 
RF frequency with drain-to-source voltage, VDS=1 V and gate overdrive voltage, 
V00=90mV. 
121 
3 	6 	9 
RF frequency (GHz) 
(b) 
12 
15 
0 	1 I 	 1 
0 	4 	8 
RF frequency (GHz) 
(a) 
0+ 
12 	0  
16 
12 
z8 
4 
J 
u 
10 
z 
U 
0 
-8 
-16 
-24 
p• -32 
0 
-40 
-40 -30 	-20 	-10 	0 	10 
R!' Circuits cDesgn 
Figure 5.9: Plot of (a) Conversion gain (b) NF vs. RF frequency with drain-to-
source voltage, VDS=1 V and gate overdrive voltage, VOD=9OmV. 
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Figure 5.10: Plot of third order inter-modulation and fundamental output power 
(dBm) vs. RF input power (dBm) at (a) 2.4 GHz and (b) 5.8 GHz, respectively. 
5.4.5 Figure-of-Merit for mixer (FoMmi,er) 
In order to compare the performance of designed dual band mixer with 
experimental results, a new FoMm, r involving G., NF, IP3 and do power 
consumption Pd., has been proposed, which can be defined as: 
FoM ixer = (; xIP3 	 (5.21) m NFx d,  
G. and NF are expressed in dB and 1P3 in dBm. The power consumption Pd, is 
expressed in mW. The FoMMIXer is based on the fact that the performance of the mixer 
is better if NF and power consumption are as low as possible, while GG and IP3 are as 
high as possible. For dual band wireless LAN application a good G0 has 
demonstrated 	13dB at 2.4 GHz and 	l OdB at 5.8GHz, respectively 
@ Pd. 4.2mW. However, comparison of simulated GG with measurement for 184nm 
bulk technology shows approximately similar results as =13.4dB at 2.3GHz 
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@ 7.52mW and 1 1d at 5.2GHz @ 10mW, respectively (see Table 5.4) [5.12] 
[5.13]. Furthermore, the Table 5.4 lists the simulated results of this mixer and other 
experimental results available in literature [5.12] [5.13] [5.18]. It was found that 
FoMmixer of our design is significantly higher with experimental results of bulk 
(see Table 5.4). 
Table 5.4: Value of FoM,,, er for different multiband mixer. 
Reference [5.12] (5.13] [5.181 This work 
Process I80nm 
CMOS 
180nm 
CMOS 
180nm 
CMOS 
90 nm underlap 
SOI 
Freq (GHz) 2.3 	5.2 2.45 5.2 5.2 2.4 	5.8 
IF (MHz) 30 500 100 100 
G(  dB) 13.4 8.6 10.5 11  5.8 13 10 
NF (dB) 12.1 16 10 13 13*  5 7.5 	- 
IP3 (dBm) -6.7 -1.1 -4.9 -5.2 -6 2.5 1.2 
Pdc (mW) 7.52 10 3.8 4.2 
FoMmixer  
dBm/mW 
-0.986 -0.078 -0.514 	-0.440 -0.7044 1.54 0.380 
5.5 Conclusions 
At circuit level the validity of this proposed NQS overall model of underlap 
device has been explored by designing a cascode LNA operating at 5.8 GHz. The 
LNA designed using the model has shown good matching at the input (SI j^ -15dB), 
output (S22= -16dB) and gain S21 15dB at operating frequency of 5.8 GHz. A new 
Figure-of-Merit of LNA (FOMLNA)  involving available power gain G, noise factor F 
and de power consumption Pdc has been proposed. Using proposed FOMLNA, it has 
been found that LNA design based on underlap gives significant (nearly six times) 
improvement compared to non-underlap (simulated using PTM model, LG= 130 nm). 
Furthermore, comparison with limited measured data (180 nm bulk), it was found 
that our design performance (in-terns of FOMLNA) is nearly three times higher. 
In addition, some of the key extracted parameters of gate-underlap device 
(gate-source capacitance C,,, gate-drain capacitance Cgd, drain-source capacitance 
Cd,, gate, source and drain contact resistances Rge, R5e and Rde, respectively) were 
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used in large-signal SOI-BSIM4 model and design of dual-bands cascode mixer for 
2.4GHz and 5.8GHz bands has been carried out. The designed mixer has been found 
to give isolation for LO-to-IF as - -20dB, LO-to-RF as. --18dB and RF-to-IF as 
-13 dB at 2.4GHz, whereas these isolations, at 5.8GHz, were found as --16dB, 
-14dB and 1-I1.5dB, respectively with fixed intermediate frequency fIF  of 
100MHz. Furthermore, the mixer demonstrated conversion gain G, ;13dB and 
linearity IP3- 2.5dBm at 2.4 GHz whereas these are ; IOdB and ~ I.5dBm at 
5.8GHz, respectively. A new Figure-of-Merit for mixer (FoMmixer)  involving G,', NF, 
1P3 and do power consumption Pdc, has been proposed. Using 'FoMmixer  it has been 
found that dual-bands designed mixer shows higher FOMMixer  compared to 
non-underlap FoMmixer available in literature. 
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Chapter 6 
EFFECTS OF PROCESS 
PARAMETERS ON LINEARITY 
OF LNA 
In recent years, digital cellular radio systems have been recognized as one of the 
most efficient and versatile schemes of communication. These systems employ 
complex digital modulation scheme such as n/4 DQPSK, CDMA on the RF carriers 
to improve spectral efficiency. When a digitally modulated RF carrier is amplified, 
then significant RF power lies outside its allocated RF channel due to amplifier 
non-linearity and thus interferes with adjacent channels. Traditionally, the 
non-linearity of an RF/microwave amplifiers has been described by linearity IP3 or 
alternatively, by the 1-dB compression point [6. I]. These methods of characterization 
are based on extrapolation of power series into the regions of strong non-linearity. 
This chapter deals with the linearity of LNA by including mixed mode circuits with 
varying process parameters of the devices, for modern wireless LAN applications. 
6.1 Introduction 
The wireless handset market is characterized as one of the largest global markets 
for the RF semiconductor industry [6.1]. Portable wireless computing devices have 
fuelled the demand for local area networks (LANs) [6.11. More recent among of them 
is orthogonal frequency division multiplex (OFDM) based wireless LAN which serves 
high bit data rate in the 5-6 GHz band [6.2]. For designing of front end LNA different 
solutions have been proposed such as GaAs HBT [6.3], MESFET [6.41 and SiGe 
bipolar technology [6.5], but they face integration problem with base band section, 
consume high power as well as cost higher compared SOt-CMOS technology. 
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Therefore, in this chapter more cost effective, less power consuming as well as 
compatible in integration with base band section, solution for LNA realization based 
on Silicon-on-Insulator (SOI) MOSFETs has been described. By properly engineering 
in SOI-MOS device, it has been found that the drain and source capacitances with 
respect to the body are significantly reduced [6.6]. Furthermore, SOI gives inherent 
suppression of SCEs as well as improved lateral isolation compared to bulk 
technology [6.6] [6.7]. 
The advanced scaling of MOS technology enables us to design low noise, high 
gain amplifiers with low power consumption for GHz application. Many trade-offs 
involved in designing the LNA such as noise figure (NF), linearity, gain, impedance 
matching and power dissipation. However, the linearity of MOSFETs is getting 
worse as, the process scales down [6.8], which has motivated several linearization 
techniques. Due to possible large interference signal tones at the receiver end along 
with the carrier, the LNA is expected to possess high linearity, thus preventing the 
inter-modulation tones created-by the interference signal from corrupting the carrier 
signal therefore, linearity study is very essential to establish its suitability to realize 
emerging wireless systems. In order to improve the linearity either a system or a 
device Ievel approach can be followed. In the system level approach circuitry 
required is complex [6.9], whereas in the device level approach, device design 
parameters are optimised to improve the Iinearity at an early stage of device design. 
Therefore, in this work latter approach is used and a detailed linearity investigation 
has been carried out. At the device level, non-linearity is mainly due to the following 
reasons [6.10]: 
1) Non-linear transconductance g,,, which converts linear, input voltage to 
nonlinear output drain current i.e. nonlinear Ins-Vos relation; 
2) Non-linear output conductance gas; 
3) Drain induced Barrier lowering (DIBL) also affects the linearity by changing the 
effective V-ru . 
Non-linear effects are traditionally investigated by evaluating higher order 
derivatives of transconductance g, with respect to gate voltage, under de mode of 
operation [6.11][6.12]. But such a technique ignores the non-linearity contribution 
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from contact resistance, and parasitic capacitance [6.2], especially when the 
frequency of operation is high and more than two transistors are connected [6.13]. 
Therefore, in this work mixed mode simulation [6.14] which combines the merits of 
device and circuit simulation as well as incorporate parasitics is used for linearity 
investigation. Similar, approach has been applied for linearity investigation of the 
LNA using gate-underlap SOIMOSFETs with spacer uncovered. However, it has 
been found that if the gate-underlap design is engineered with Si3N4 dielectric (K'-9) 
covered on spacer, then it results in higher "on" to "off' current (IQ„II4a) ratio, g1,, and 
improved SCEs (DIBL and sub-threshold slope S) [6.15], therefore in this work, 
linearity investigation of cascode LNA design using new •engineered underlap 
(i.e. spacer covered with Si3N4) SOI-MOSFET has been carried out. 
In the mixed mode approach [6.14], the basic physical structure of new underlap 
SOI configurations comprising gate oxide T0,,, thin silicon Ti, buried of oxide THOx 
and source/ drain doping profile is precisely modeled in the conventional manner, 
while effects of contact resistance (R on), gate resistance (Rge) and overlap 
capacitance (C0„i) are added as external lumped elements (see Fig.6.1). Such 
approach does not require a detail SPICE model from the foundry and serves as a 
very useful predictive tool for nano-scale technologies when an accurate SPICE 
model from foundry is not available [6.14]. 
The LNA linearity (IP3) performance has been investigated by varying process 
parameters such as s, T51, d and LG of the new engineered gate-underlap devices for 
WLAN operating at 5.9 GHz, Finally, the effects of parasitics are incorporated to 
investigate their effects on IP3 and Figure-of-Merit of LNA (FOMLNA)LARGE. As for 
as author knowledge goes, such details Iinearity investigation of cascode LNA using 
the new engineered gate-underlap design has not been carried out in the literature. 
This chapter is organized as follows. Section 6.2, explains the device structure. In 
Section 6.3, LNA design has been described, and its linearity characterization and 
optimization have been carried out. Based on overall (FOMLNA)LARGE  as discussed in 
section 6.4, performance of designed LNA using new underlap SOI MOSFET has 
been investigated. Our results demonstrate that cascode LNA design using new 
engineered double gate (DG) exhibits superior performance as compared to single 
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gate (SG) configuration. Section 6.5 presents, the impact of contact resistance on 
(FOMLNA)LARGE and finally conclusions are given. 
Drain 
C 
I Rcon 
oyl  
Gate 	'ge 
Coll 	i Ron 
Source 
Figure 6.1: Schematic diagram for mixed mode simulation, where intrinsic device is 
discretised using ATLAS and extrinsic parasitics Rge, Rion and Co„i are added as 
lumped elements. 
6.2 Device Structure 
The DG-MOSFET has received considerable attention in recent years owing to 
the inherent suppression of short-channel effects (SCEs) (due to gate to channel 
coupling is doubled), volume inversion effect and excellent scalability [6.6][6.9]. It is 
due to presence of two gates in DG-MOSFETs covered spacer with Si3N4; in this way 
gate-to-channel coupling is doubled and the voltage applied on the gate terminals 
control the electric field and hence SCEs are suppressed due to better control of 
electrostatics resulting in reduced leakage currents [6.15]. The current driving 
capability of DG-MOSFET is twice that of SG-MOSFETs and hence it can be 
operated at much lower input and threshold voltages [6.8]. Hence power consumption 
is less in DG configurations. 
The careful device design becomes quite important in pushing the capability of 
nano-scale SOI technology for high frequency analog applications [6.16]. The detail 
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procedure of how devices are designed, are elaborated in. [6.9] [6.17] [6.18] as well as 
in Chapter 3. Using the methodologies given, the SDE devices are designed as shown 
in Fig. 6.2(a) and (b) and their design parameters are summarized in Table 6.1, along 
with doping profile inside the device as shown in Fig.6.2(c). 
Source 	 Gate 	 Drain 
A lox 
Highly 'LG r IHlghly . 
• doped Spicer ~ 	-- 	--- 	-- µ----- Qdr Spacer 	do ~~—: source I  drain 
(a) 
Source 	 Gate 	 Drain 
(b) 
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Figure 6.2: (a) -Single Gate (SG) structure (b) Double Gate (DG) MOSFETs 
structure (c)Lateral doping profile along the channel with s/a =2.8. 
Table 6.1: Design Parameters of new gate-underlap engineered SO1 MOSFETs. 
Parameter Values 
Acceptor doping NA (cm) 10 
Donor doping ND (crri) 5x Q20  
Gate length LG (nm) 60 
Device width W (µm) 105.3 
Thickness of gate oxide T,, (nm) 2.2 
Thickness of top Si layer Ts; (nm) 0.3xLG 
Thickness of buried oxide T., (nm) 100 
Spacer length s (nm) 0.75xLG 
Doping gradient d (nm/decade) 5 
Gate work function (eV) 4.62 
Threshold voltage VTH (V) 0.265 
Drain —to- source voltage VDS (V) I 
Gate-to-source voltage VGS (V) 0.34 
Gate overdrive voltage VOD (mV) 75 
1aM 
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Mixed mode has been used to predict the variation, of IP3 for the LNA circuit 
shown in Fig.6.3 using gate-underlap SG and DG SOI transistors shown in Fig. 6.2(a) 
and (b), respectively. The process parameters s, Ts;, d.and LG used in the design (see 
Fig.6.2(a) and 6.2(b)) were varied from 0.3xLo to 0.9XLo, 0.25XLo to 1xLo, 3 to 
9nm/decade and 60 to 120nm respectively, to determine their optimum value in order 
to maximize the linearity performance. 
The simulations were performed using drift diffusion (DD) and CVT mobility 
model with default parameters [6.19]. Quantum effects have not been incorporated 
due to operation in low moderate inversion region (gate overdrive VOD c 90mV) and 
higher silicon film thickness (TS,>l Onm). Source/drain contact was made Ohmic. The 
gate—underlap channel design can be fabricated using a dual spacer process 
technology as discussed in [6.20]. 
6.3 Linearity Characterization and Its Optimization 
A cascode LNA operating at 5.8 GHz has been designed (see Fig 6.3) using new 
engineered underlap devices with inductive source degeneration to provide input 
impedance of 505. The core of the LNA consists of cascode circuit comprising 
transistors M1 and M2 with signal source resistance R, set equal to 500 (for design of 
RF system a common value for source and load impedance [6.7]). This (cascode) 
configuration is widely-adopted in the RF circuit's designs, because it provides better 
isolation between input and output ports and enhanced output resistances [6.21]. This 
technique also suppressed a Miller effect, which arises from the gate-to-drain 
capacitance Cgd of the input transistor M1, therefore, the circuit performance at high 
frequency is further enhanced [6.21]. The cascode structure results in a higher 
bandwidth and gain, due to the increase in - the output impedance, as well as better 
isolation between the input and output ports [6.22]. The source inductance Ls and 
gate inductance Lg were determined by followed the analysis presented in Chapter 5 
and their values are summarized in Table 6.2. 
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Figure 6.3: Low noise amplifier (LNA) circuit. The MOSFETs MI and M2 are new 
engineered underlap double gate design with s= 0.75xLG, T51i=0.3xLG, d =5nm/decade 
and LG=60nm. 
Table 6.2: LNA Design Parameters (mixed mode). 
Parameter DG SG 
Lg [nH] 4.5 3.2 
L., [nH] 0.10 0.11 
Using the LNA circuit shown in Fig. 6.3, good input and output matches were 
demonstrated by S11 —10.52 dB, and S22 --15.72 dB, respectively at frequency of 
interest 5.8 GHz @ IDs   2.5 mA with gate length, Lc=60nm (effective gate length 
Leff =92nm). However, comparisons of these S-parameters with measurement for 
180nm bulk LNA show similar results as -11dB and -l5dB @ 5.7GHz, 
(IDS - 3.2mA), respectively [6.23]. 
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Due to possible large interference signal tones at the receiver end along with the 
carrier, linearity is an essential • requirement in all RF systems, ensuring that 
inter-modulation and higher order harmonics keep to a minimal value at the output 
[6.7]. LNAs are widely used in telecommunication systems and expected to provide 
high linearity. Their linearity is becoming of high importance for modem RF 
receivers. Even-order harmonics generate dc offsets in homodyne receivers, while 
third-order inter-modulation distortions, resulting from mixing with interferes in 
adjacent channels, can corrupt the desired down converted signal channels [6.2]. 
In order to model linearity, several techniques are reported in literature [6.24] [6.25], 
the most popular among them is of third-order intercept (IP3) approach [6.26]. 
Therefore, in this work IP3 has been used, which can be evaluated by knowing the 
fundamental power (P_fund) and third order inter-modulation power (P_IM3), when 
signal having two tones of frequency fl and frequency f2, respectively are applied and 
mathematically expressed as [6.26]: 
IP3 (dBm) = P_fund (dBm) + (1 /2)*(P_fund (dB)IP_1M3 (dB)) 	(6.1) 
Now the time domain periodic voltage waveforms by varying various process 
parameters are generated across 5O1 load RL (see Fig.6.3) through mixed mode 
ATLAS simulation [6.19]. As an example the composite time domain inputs f1 and f2  
and resulted output voltage waveforms generated with optimized process parameters 
s = 0.75xLG, T5; - 0.3xL0 and d = 5nm/decade with gate length Lo = 60nm (effective 
gate length Lea 92nm) are shown in Fig. 6.4. The device width W in the present 
work is taken as 105.3 }rm to optimize the noise performance [6.14] . In this work 
wireless LAN application [6.1] was considered and first tone f1 was kept at 5.8GHz 
and second tone f2 separated by l MHz at 5.799 GHz and amplitude of each tone has 
been kept at 50 mV. 
Now these waveforms are imported in post processing tools Advanced Design 
System (ADS) [6.27] and chirp Z-transform is applied to determine P_fund (either at 
f1 or f2) and P_IM3 (either at 2f1-f2 or 2f2-f1 ). Using these powers, IP3 value was 
calculated using (6.1) and effects of process parameters were optimized as discussed 
below: 
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Figure 6.4: Time domain waveform of composite input and output signal, each tone 
has amplitude of 5OmV. 
There are two key issues for optimization of linearity, the first one is to design 
optimal device structure and then to select appropriate gate overdrive VoD, so that 
overall linearity can be maximized. In order to achieve first objective, the optimal 
device structure for specific oxide thickness is to be designed. 
By varying physical parameters of the new gate-underlap devices such as s, Tsi , d 
and Lo from 0.25XL0 to 1 XLG, 0.3 xl.o to 0.9XLo , 3 to 9nmldecade and 60nm to 
120nm, respectively IP3 results of LNA were obtained as shown in Fig. 6.5(a) to (e). 
The IP3 variation with s can be seen from Fig.6.5 (a) and it is clear from this figure 
that 1P3 improves with increase up to s-0.75XLci. It is because of lower s than this 
i.e. s<0.75XLo, contribute higher capacitance whereas larger s than this 
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i.e. s>0.75xLG give unwanted increase in parasitic series resistance [6.9]. 
IP3 achieve higher value with T; : 0.3xLG as shown in Fig.6.5 (b). The quantum 
effect has not been considered in the simulation as T1>10nm however, for higher 
TS, (> 0.3 XLG) results in exposure of more depletion charges, which contribute to 
non-linearity in signal drain current [6.2]. 
It can be seen from Fig.6.5(c) that optimized value of IP3 is achieved with 
d=5nm/decade. A lower d (d<5nm/decade) corresponds to an abrupt phenomenon, 
which is hard to realize in actual fabrication scenario whereas higher 
d (>5nm/decade) would cause significant fluctuation in the dopant underneath the 
channel resulting in undesirable effects. From Fig. 6.5(d), it can be concluded that 
IP3 improve with gate length scaling. It is because of as channel length decreases, the 
gR, becomes more linear as proven by the experimental data given in [6.29]. 
For low power applications and maximum gain, low gate overdrive (Voo) is 
always desirable [6.2] [6.9], but it tend to result in poor linearity [6.2]. It is because at 
low bias (Vos_VTH), gm becomes more linear and gds becomes highly non linear, 
however for larger bias (Vos>VTH), g,,, becomes more non-linear and gd, becomes 
linear. In addition, at higher bias mobility also degrades, as a result gain gets 
compressed to a lower value [6.30]. Therefore, appropriate value of VOD to obtained 
maximum value of IP3 performance need to be determined. As can be seen from 
Fig. 6.5(e), that optimized IP3 is observed at Vol) = 75 mV. 
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Figure 6.5: IP3 plot vs. (a) spacer (b) silicon film thickness (c) doping gradient (d) 
gate length (e) gate overdrive voltage. 
6.4 Figure-of-Merit for LNA (FOMLNA)LMMGE 
A new (FoMLNA)LARGE involving available signal power gain G, linearity IP3, 
noise factor F and de power consumption Pd, defined by (6.2) has been used to 
compare the performance of new engineered gate-underlap LNA with other design. 
G x IP3 
(FOMLNA)LARGE' F X p c 	 (6.2)  
G and F used in (6.2) can be defined as [6.28] [6.29]: 
G 
_ Power available from the amplifier at load 	 €6 3 ) ^ 	Power available from the source 	 . 
F = FMIN + HYS — YOPT]2 	 (6.4) 
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Where FMIN = minimum noise figure, Rn = Noise sensitivity resistance, GS° real part 
of the source admittance, Ys =Source admittance (1/50) mho and YopT = optimal 
source noise admittance. These (FMIN,  R„ and YoPT) parameters have been obtained 
from ATLAS simulator [6.19]. Using (6.3) and (6.4) the (FoMLNA)LARGE  for two SOI 
design can be worked out as given in Table 6.3. 
Table 6.3: Figure-of-Merit of LNA (FoMLNA)LARGE 
Process Freq. F G [P3 Pd. Power (FoMLNA)LcE  Ref. 
(GHz) (dBm) (mW) Supply (dBm/mW) 
(V) 
350nm 5.2 3.630 6.02 2.8 12.2 1 0.383 [6.32] 
CMOS 
350nm 5.8 2.089 5.24 6.7 20 1.3 0.886 [6.1] 
CMOS 
180 nm 5.8 1.51 39.810 14 9.8 1 37.65 [6.24] 
CMOS VoD=550 mV 
180nm 5.8 1.69 39.810 4.5 7.2 1 14.7 [6.24] 
CMOS VOD=500 mV 
60nm 5.8 1.63 35 5.707 2.2 1 55.70 This work 
SG-SO[ Von  =75 mV 
CMOS 
60nm 5.8 1.69 122 7.75 2.5 1 223.78 This work 
DG-SO1 VoD= 75m V 
CMOS 
It can be seen from Table 6.3 that (FOMLNA)LARGE  designed using new 
gate-underlap DG-SOI gives five times improvement compared with experimental 
data whereas with SG configuration four times improvement in (FOMLNA)LARGE  has 
been achieved, which can be attributed due to higher value of G and IP3 in DG new 
engineered underlap LNA. From the Fig.6.6, it can be seen that (FoMLNA)LARGE 
improves with gate Iength scaling. It is primarily due to the fact that by gate length 
scaling results in improved gm of the device [6.9] and lower value of noise factor 
[6.34] (see .Table 6.4). 
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Figure 6.6: Plot of (FOMLNA)L,&RGE  vs. gate length LG at optimal bias point. 
Table 6.4: Effect of gate length scaling on (FoMLNA)LARGE for new gate-underlap 
DG-design. 
LG 
(nm) 
go, 
(mS) 
Cgs 
(W) 
F Pdr 
(mW) 
G IP3 
(dBm) 
(FOMLNA)LARGE 
(dBm/mW) 
60 59.2 104.7 1.69 2.5 122 7.75 223.78 
90 48.4 113.7 1.89 2.3 85 3.89 76.06 
120 41.1 125.6 2.24 2.15 60 1.75 21.8 
6.5 Effect of Extrinsic Parasitic Resistance 
The effect of parasitic resistance on IP3 of the LNA is shown in Fig.6.7 (a) and 
(b). Gate resistance R., is varied with constant R. = 2.5f2 [6.16] in Fig.6.7 (a), 
while in Fig.6.7 (b) R is varied with constant Rge = 1.552 [6.19]. It appears that 
IP3 is more sensitive to Rcon than Rge. This is due to the fact that, with increase in 
R gives rise to an additional ohmic voltage drop in the source, with subsequent 
reduction in effective gate-to-source voltage of sufficient magnitude to perturb the 
dc bias point away from the sweet spot, thereby degrading IP3. 
However, an increase in Rte„ degrades (FOMLNA)LAROE  as shown in Fig.6.8, 
which is mainly due to lowering of G [6.9] and increase in noise value [6.35] 
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(See Table 6.5). It can be concluded from Fig.6.8 that any increase in R.. from its 
ITRS target specification of 200 fZ-}Lm [6.18] for contact resistance (R.„ = 2.55) 
with 105.3µm width) deteriorate LNA performance e.g. by more than a factor of 
four when R,o„ = 10 U. A similar trend is observed in LNA designed with SG 
device. 
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Figure 6.8: Plot of (FOMLNA)LARGE vs SID contact resistance R,,„ with Rg. =1.5L . 
For high performance optimized underlap MOSFET with device width W=105.3Ezm. 
LA 
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Table 6.5: Effect of S/D contact resistance Rte„ an (FOMLNA)LARGE  for new 
underlap design 
R«, 
(S2) 
F Pdc 
(mW) 
G IP3 
(dBm) 
(F oMLWA) 	GE 
(dBmhnW) 
2.5 1.69 2.5 122 7.75 223.78 
12.5 2.2 2.34 55.2 4.51 49.32 
22.5 3.64 2.21 24.8 3.23 12.6 
6.6 Conclusions 
Mixed mode simulation has been used in this work for linearity investigation of 
cascode LNA involving new engineered underlap devices. Valuable design insights to 
optimize the linearity performance of LNA design have been given. LNA linearity 
performance can be enhanced by use of an optimal gate-underlap profile, which 
yields both higher gain and better linearity than a bulk design. The LNA input/ output 
matching and linearity parameters such as S11, S22 and IP3 have been compared with 
the available measured data of the bulk technology. The resultant enhancement in 
overall (FOMI,NA)LARGE is almost four times of magnitude when compared to 
SG-MOSFETs LNA and five times with experimental(FoMLNA)LARou. The 
performance enhancement predicted with an optimal DG-SO1 LNA compares 
favorably with experimental results based on bulk technology. By taking optimal 
linearity bias point and scaling the gate length, LNA performance can continue to 
improve as long as contact resistance is minimized. Therefore, the works carried out 
in this thesis demonstrate that gate-underlap FD-SOI is strong candidate for 1-10 GHz 
applications. 
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Chapter 7 
CONCLUSIONS AND OUTLOOKS 
7.1 Conclusions 
Wide spread applications of wireless • did not initially emerge and only came 
with the advent of the personnel cellular phones. Various basics services in the 
daily life utilize wireless systems operating 1 to 10 GHz bands to communicate 
important information quickly whether it is in a small office or building. These 
systems front-end modules such as low-noise amplifier (LNA), power amplifier 
(PA) and mixer need to perform better from point of view of noise (<3dB), gain 
(> 1 SdB), linearity (IP3 >1 dBm) and consume low power. 
In this kind of applications, gate-underlap SOI appears to be strong contender 
compared to other device technologies. These devices have inherent advantages 
over bulk devices such as lower junction capacitance, no latchup and lower 
sensitivity to temperature variation. The SOl technology has been critically 
reviewed and various SOI MOSFETs structures and their operations have been 
included in this thesis. Some theoretical aspects of nano-scale FD-SOI MOSFETs 
such as mathematical expressions for natural length model, threshold voltage VTH, 
drain-source current IDs and transconductance gm have been presented. Different 
existing fabrications processes were elaborated and industry perspectives of FD-
SOl MOSFETs including the name of companies which are actively involved in 
development and implementation of this technology and their latest survey 
(year -2012) have been included. 
In this work different nano-scale FD-SOI device design approaches such as 
thin body, graded channel, halo doped, multiple-gate and gate-underlap also 
known as source drain extension (SDE) have been explained. Among them, SDE 
has been studied extensively and found to be very effective new approach to 
combat SCEs and found its use for low power and high frequency applications. 
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The basic device physics involved in the designing of the SDE based approach has 
been discussed. Furthermore, the designed device has been authenticated through 
process parameters simulation using ATLAS TCAD from SILVACO and 
variations of VTH as well as AV, fT andfMc of the designed device has been carried 
out. 
From the results, it has been observed that with this optimal spacer 
(s - 0.8xL0) reduces feedback capacitance sufficiently to enhance intrinsic gain 
A,r as well as both fT and fN of the device. Gate-underlap MOSFETs operated at 
low current levels (; l OjA/pm) gives peak value of product of g",IIDs and fT 
i.e.[(gm1IDS)XfT], which is particularly useful for low power analog/RF 
applications. Due to this both gain and speed- of device has been improved. 
The small-signal model of optimized underlap -device has been developed by 
accurately accounted NQS effect. The validity of the model has been 
demonstrated by comparing Y-parameters generated through 2D ATLAS was 
found excellent matching (with an average error 5%) whereas results from PTM 
(QS) model and NQS model excluding extrinsic parasitic have significant 
difference >20% and - 22%, respectively. The simulated results in this work 
have been authenticated with Iimited experimental data which are available in the 
literature. The results presented in this work show attractive potentialities of 
gate-underlap technology for GHz range frequency applications (up to 20 GHz). 
At circuit Ievel the validity of the proposed NQS model for gate-underlap 
device has been verified by designing of cascode LNA operating at 5.8GHz. 
Using proposed FOMLNA,  it has been found that LNA design based on underlap 
gives significant (nearly six times) improvement compared to non-underlap 
(simulated using PTM model, LG = 130 run). However, a comparison with limited 
measured data available for 180nm bulk, it was found that our design performance 
(in-tems of FOMLNA)  is nearly three times higher. 
In addition, a dual-bands (with target bands of 2.4 GHz and 5.8GHz) cascode 
mixer has been designed using large-signal SOI-BSIM4 model by incorporating 
some of the extracted parameters such as C.., Cga, Cas, Rze, Rse and Rd e of the 
designed device. It has found that at fixed jF of 100 MHz, mixer has reasonable 
LO-to-RF isolation as LO and RF signals are fed from different ports in cascode 
mixer circuits. The performance of designed mixer in-terms of FoMMixer is 
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compared with measured results. It was found that FoMm1Xet of our design is higher 
with previous published non-underlap bulk results of FoMmLer. 
For the _ wireless communication system linearity is also an important issue. 
Therefore, the linearity performance in-terms of (IP3) of cascode LNA has been 
investigated by varying process parameters such as s, TS;, d and LG of the 
gate-underlap single and double gate devices for wireless LAN applications. The 
effect of parasitic is incorporated to investigate to examine their effects on IP3 and 
(FOMLNA)LARGE• A detailed investigation using mixed mode simulation from. 
ATLAS has been used to illustrate the linearity performance of cascode LNA 
using new engineered underlap devices. In the mixed mode simulations parasitic 
effects of contact resistance and overlap capacitance can be incorporated, which 
combines the merits of device and circuit both and particularly relevant when the 
frequency of operation is high and more than one transistors are connected. 
Valuable design insights to optimize the linearity performance of LNA using a 
new engineered underlap design have been given. The superior performance of 
LNA using optimal underlap design is due to combined effects of enhanced G and 
IP3 at low power consumption. .. 
LNA linearity performance can be enhanced by use of an optimal gate 
underlap profile, which yields both higher gain and better linearity. The LNA 
input/output matching such as S11 , 522 and linearity parameters IP3 have been 
compared with the available experimental data of the bulk technology and found 
to be well conformity. The resultant enhancement in overall (FoMLNA)LARGE is 
almost four times of magnitude when compared to SG-MOSFETs LNA and five 
times with experimental (FOMLNA)LARGE.  The performance enhancement predicted 
with an optimal DG-SOI LNA compares favourably with experimental results 
based on bulk technology. With optimized IP3, it has been found that with gate 
length scaling, LNA performance can continue to improve as long as contact 
resistance is kept low ( R,o„ 
As we have seen, wireless technologies require high performance transistors 
and Iow-loss passive devices. Therefore, it can be concluded that FD-SOI is one 
of the most promising solutions for low power GHz applications. 
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7.2 Outlooks for Future Works 
A number of improvements in the presented SOI MOSFETs model are 
possible in this work in future. The first major improvement would be to 
investigate in detail the effects of body of SOI MOSFETs for RF performance of 
the transistor. The implementation of these effects in the new model is necessary 
to increase the accuracy of front-end block of transceiver. 
The main purpose of this work was to demonstrate an integrated approach for 
designing low power GHz range transceiver front-end circuits by using underlap 
SOI MOSFETs. Traditionally, the gate oxide of a MOSFET has been considered 
as a perfect barrier for carriers allowing no current flow between the gate and 
silicon. As CMOS technology scales to smaller dimensions, the gate leakage 
current (i.e., FowIer-Nordheim tunnelling current and direct tunnelling current) is 
no longer ignored. How does the gate leakage has an impact of RF performance 
in gate-underlap SOI can be taken in future. 
Scaling CMOS towards the 25nm channel length generation requires 
innovative device structures to circumvent barriers due to fundamental limitations 
of device physics in the conventional MOSFETs. These devices are back-gate 
FET, double-gate FET and FinFET. Fundamental issues for these structures such 
as the physics of carrier transport in very thin silicon channel need to be further 
understood. 
In this work, only LNA and mixer blocks have been designed and discussed 
for wireless LAN application. In a wireless system, there are other components, 
which are critical for the system performance point of view, namely frequency 
synthesizer and power amplifier etc. Future, effort should be devoted to other 
blocks of wireless systems by applying similar design approach. A complete 
transceiver system designed under the same philosophy that interfaces with digital 
blocks and transmits-receives information would be the ultimate goal of this 
research and undoubtedly will demonstrate the suitability of the novel design 
approach presented in this work. 
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A.1 Overview of ATLAS 
ATLAS provides general capabilities for physically-based two dimensional (2D) 
simulation tools of semiconductor devices. It predicts the electrical behavior of 
specified semiconductor structures and provides insight into the internal physical 
mechanisms associated with device operation. 
It is designed to be used with the virtual wafer fabrication (VWF) interactive 
tools. The VWF interactive tools are DECKBUILD and TONYPLOT. An ATLAS 
command file is a list of commands for ATLAS to execute. This list is stored as an 
ASCII text file that can be prepared in DECKBUILD or in any text editor. Preparing 
an input file in DECKBUILD is preferred. The input file contains a sequence of 
statements. Each statement consists of a keyword that identifies the statement and a 
set of parameters. ATLAS can read up to 256 characters on one line. But it is better 
to spread long input statements over several lines to make the input file more 
readable. The "1" character at the end of a line indicates continuation. 
A.2 ATLAS Input/Output Files 
Fig A.1 shows the types of information that flow from input to output of ATLAS. 
Most ATLAS simulations use two input files. The first input file is a text file that 
contains commands for ATLAS to execute. The second input file is a structure file 
that defines the structure that will be simulated. 
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This tool produces three types of output files. The first type of output file is the 
run-time output, which gives the progress, error and warning messages as the 
simulation proceeds. The second type of output file is the log file, which stores all 
terminal voltages and currents from the device analysis. The third type of output file 
is the solution file, which stores 2D data relating to the values of solution variables 
within the device at a given bias point. 
DevEdit ...-~s 	Runt 11e output 
Strutire 
- -' 	file 
Athena - 	Log-files \ 
TonyPiot 
DeckBuild -----► Command 	 , Solution 
file files 
Figure Al: ATLAS input/output files [A.1]. 
A.3 Order of ATLAS Commands 
The order in which statements occur in an ATLAS input file is important. These 
are five groups of statements that must occur in the correct order (see Fig.A.2). 
Otherwise, an error message will appear, which may cause incorrect operation or 
termination of the program. For example, if the material parameters or models are set 
in the wrong order, then they may not be used in the calculations. The order of 
statements within the mesh definition, structural definition, and solution groups is 
also important. Otherwise, it may also cause incorrect operation or termination of the 
program [A. 1]. 
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1. Structure Specification 
.,. k%~au►L rU,uIy3.. 
Figure A.2: ATLAS commands group with the primary statements in each group. 
A.4 ATLAS Commands Syntax 
The input file contains a sequence of statements. Each statement consists of a 
keyword that indentifies the statement and set of parameters. The general format is: 
<STATEMENT> <PARAMETER> <VALUE> 
With a few exceptions, the input syntax is not case sensitive. There are some 
commands described in this tool as being executed by DECKBUILD is case 
sensitive. These include EXTRACT, SET, GO and SYSTEM. Also filenames for 
input and output are case sensitive. 
A.4.1 Defining a structure 
The first statement must be 
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MESH SPACE.MULT =<value> 
This is followed by a series of X.MESH and Y.MESH statements such as: 
X.MESH location =<value> spacing =<value> 
Y.MESH location =< value> spacing =< value> 
The SPACE.MULT parameter value is used as a scaling factor for the mesh created 
by the X.MESH and Y.MESH statements. The defaults value is 1. Values greater 
than I will create a globally coarser mesh for fast simulation. Values less than I will 
create a globally finer mesh for increased accuracy. The X.MESH. and Y.MESH 
statements are used to specify the locations in microns of vertical and horizontal 
lines, respectively. 
A.4.2 Specifying regions and materials 
Once the mesh is specified, every part of it must be assigned a region and each 
region a material type. This is done with REGION statement. For example: 
REGION numb ers=<integer> < material type> < position parameters> 
Region numbers must start at 1 and are increased for each subsequent region 
statement. You can have up to 200 different regions in ATLAS. A large number of 
materials is available. If a composition material type is defined, the X and Y 
composition fractions can also be specified in the REGION statement. 
The position parameters of regions are specified in microns using the X.MIN, 
X.MAX, Y.MIN, and Y.MAX parameters. If the position parameters of a new 
statement overlapped with previous REGION statement, the overlapped area is need 
to be assigned the new region and new material type, otherwise a error messages will 
appear and ATLAS won't run successfully, Furthermore, the MATERIAL statement 
is used to specify the material properties in the defined regions. 
A.4.3 Specifying electrode 
Once the regions and materials have been specified, define at least one electrode 
that contacts a semiconductor material. This is done with the ELECTRODE 
statement. For example: 
Electrode name = <electrode name> < position_parameters> 
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Maximum 50 electrodes can specify. The position parameters are specified in 
microns using the X.M1N, X.MESH, Y.MIN, and Y.MAX parameters. Multiple 
electrode statements may have the same electrode name. Nodes that are associated 
with the same electrode name are treated as being electrically connected. 
A.4.4 Specifying doping 
The analytical doping distributions can be specified in deckbuild and the syntax 
of the DOPING statement is given as below. 
DOPING < distribution type > < dopant type> < position__parametrs > 
Analytical doping profiles can have uniform or Gaussian forms. The parameters 
defining the analytical distribution are specified in the DOPING statement and 
position parameters X.MIN, X.MAX , Y.MIN, Y.MAX and Y.MAX can be used 
instead of a region number. 
A.4.5 Defining material parameters and models 
Once the mesh, geometry, and doping profiles are defined, program can modify 
the characteristics of electrodes, change the default material parameters, and choose 
which physical models ATLAS will use during the device simulation. To accomplish 
these actions, use the CONTACT, MATERIAL, and MODELS statements 
respectively. Impact ionization models can be enabled using the IMPACT statement. 
Interface properties are set by using the INTERFACE statement [1]. 
An electrode in contact with semiconductor material is assumed by default to be 
ohmic. If a work function is defined, the electrode is treated as a Schottky contact. 
The CONTACT statement is used to specify the metal work function of one or more 
electrodes. The NAME parameters is used to identify in which electrode will have its 
modified properties. Physical models are specified using the MODELS and IMPACT 
statements. Parameters for these models appear on many statements including: 
MODELS, IMPACT, MOBILITY, and MATERIAL, the physical models can be 
grouped into five classes: mobility, recombination, and carrier statistics, impact 
ionization, and tunneling. Several different numerical methods can be used for 
calculating the solutions to semiconductor device problems. 
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Numerical methods can be written in the METHOD statements of the input file. 
Different combinations of models will appear ATLAS to solve up to six equations. 
For each of the model types , there are basically three types of solutions technique : 
(a) decoupled GUMMEL, (b) fully coupled NEWTON and (c) BLOCK. The 
GUMMEL, method will solve for each unknown in turn keeping the other variables 
constant, repeating the process until a stable solution is achieved. The NEWTON 
method solves the total system of unknowns together. The BLOCK methods will 
solve some equations fully coupled while others are decoupled. 
A.5 Obtaining Solutions 
ATLAS can calculate DC, AC small-signal, and transient solutions. Obtaining 
solutions is similar to setting up parametric test equipment for device tests. You 
usually define the voltages on each of the electrodes in the device. ATLAS then 
calculates the current through each electrode. ATLAS also calculates internal 
quantities, such as carrier concentrations and electric fields throughout the device. 
This information is very important for getting the internal device status [A.2]. 
A.5.1 DC solution 
In DC solution, the voltage on each electrode is specified using the SOLVE 
statement. For example, the statements: 
SOLVE VGATE=0.2 
SOLVE VGATE=0.4 
solves a single bias point with 0.2V and then 0.4V on the gate electrode. One 
important rule in ATLAS is that when the voltage on any electrode is not specified in 
a given SOLVE statement, the value from the last SOLVE.statement is assumed 
A.5.2 Small-signal AC solution 
Specifying AC simulations is a simple extension of the DC solution syntax. 
AC small-signal analysis is performed as a post-processing operation to a DC 
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solution. The results of AC simulations are the conductance and capacitance between 
each pair of electrodes [A.3].. 
A.5.3 Parameter extractions 
The EXTRACT command is provided within the DECKBUILD environment. It 
allows you to extract device parameters. The command has a flexible syntax that 
allows users to construct specific EXTRACT routines. EXTRACT operates on the 
previous solved curve or structure file. By default, EXTRACT uses the currently 
open log file.  To override this default, supply the name of a file to be used by 
EXTRACT before the extraction routine, i.e.: 
EXTRACT INIT INF="<filename>' 
A.6 Mixed mode Device and Circuit Simulations 
Mixed modde is a circuit simulator that can include elements simulated using 
device simulation and compact circuit models. It combines different levels of 
abstraction to simulate relatively small circuits where compact models for single 
devices are unavailable or sufficiently accurate. Mixed mode also allows once to do 
multi-device simulations. It uses advanced numerical algorithms that are efficient and 
robust for DC, transient, small-signal AC and small-signal network analysis. 
Mixed mode circuits can include up to 200 nodes, 300 elements, and up to ten 
numerical simulated ATLAS devices. These limits are reasonable for most 
applications. The circuit elements that are supported include dependent and 
independent voltage and current sources as well as resistors, capacitors, inductors, 
coupled inductors, MOSFETs, BJTs, diodes, and switches. The SPICE input 
language is used for circuit specification. 
A.6.1 General Syntax rule 
The SPICE-like part of any mixed mode input file starts with the .BEGIN 
statement. The SPICE-like part of the input file ends with .END. Al! parameters 
related to the device simulation models appear after the .END statement [A.I J[A.3]. 
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The SPICE-like mixed mode statements can be divided into three categories: 
> Element Statements: These statements define the circuit netlist. Each device in 
the circuit is described by an element statement. The element statement contains 
the element name, the circuit nodes to which the element is connected and the 
values of the element parameters. The first letter of an element name specifies the 
type of element to be simulated. i.e., a resistor name must begin with the letter, R, 
and can contain one or more characters. 
9 Simulation Control Statements: These statements specify the analysis to be 
performed in mixed mode. These take the place of the SOLVE statements in a 
regular ATLAS input file. At least one of these statements must appear in each 
mixed mode input file. These statements are: 
DC 	: Steady state analysis including loops. 
4 TRAM : Transient analysis. 
AC : Small-signal AC analysis. 
4 NET : Small-signal parameter extraction (e.g. s-parameters) 
➢ If you wish to perform a DC analysis, you should have an associated DC 
source to relate the DC analysis to. Likewise, for an AC analysis you should 
have an associated AC source that you relate the AC analysis to. For a 
transient analysis, you should have an associated source with transient 
properties that you relate the transient analysis to. Failing to correctly run an 
analysis on the same sort of source could yield simulation problems, such an 
running an AC analysis on an independent voltage source where no AC 
magnitude for the source has been specified. 
➢ Special Statements: These statements typically related to numeric's and output 
(first character being a dot "."). These include numerical options, file input and 
output, and device parameter output such as .MODEL, .PRINT, .OPTIONS. 
The specification of the circuit and analysis part has to be bracketed by .BEGIN 
and .END statements. In other words, all mixed mode statements before ,BEGIN or 
after .END will be ignored or regarded as an error. The order is between .BEGIN and 
.END is arbitrary. 
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OVERVIEW OF MOSJfETs GAINS 
The two most important features of transistor are its ability to amplify (important 
for analog and RF) and its ability to act as a switch (important for digital electronics 
and mixers). These two characteristics are evaluated using the gain definition for 
analog/RF and the Io„Ilo performances for digital electronics. Today, SOI technology 
has to deal with these two important figures of merit. Unilateral gain is used to 
evaluate the figure of merit maximum oscillation frequency fMAx. fi< is the 
frequency at which the uni!ateral power gain is unity (0dB). The current gain is used 
to evaluate the figure of merit transit-time frequency f1. The fî of the device is the 
frequency at which the short circuit current gain falls to unity (0dB). The transistors 
may evaluated using the maximum stable gain (MSG), the available signal power 
gain (G), the unilateral power gain or Mason gain (ULG) and the current gain (H21). 
All these gain definitions are given below [B.1] [B.2]. 
B.1 Maximum Stable Gain (MSG) 
The maximum stable gain (MSG) is defined as given below: 
ii 
MSG = ~Szil 	ilYzsl 
	 Zz
1
IJ S12 	L Yiz Z12 
B.2 Available Signal power Gain (G) 
The available signal power gain G is the ratio of power (Pj) available from the 
amplifier at load (Z1,) to power (Pb) available from the source [B.3]. Therefore, the 
available signal power gain is represented by: 
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_ Power available from the amplifier at load 
Power available from the source 
B.3 Unilateral Power Gain (ULG) 
The unilateral power gain is defined as the power gain of a two-port having no 
output to input feedback, with input and output conjugate impedance matched to 
signal source and load, respectively: it can be calculated as discussed in [B.1] and 
defined below: 
`Szs _ 1i z 
ULG = 	I S12 
2.kI$21I —R 1 ] S12 	LS12 
Where k is a stability factor and the unilateral power gain is used to define the figure 
of merit f. 
B.4 Forward Current gain (H21) 
The forward current gain is used to define the figure of merit fT. The device fT is 
the frequency at which the short circuit current gain falls to unity (ddB). As discussed 
in [B.4] it is defined as below: 
2 
1H2112 — 	
— Z.S21 
I(I  — S11)(1  + S22) + S12SZII 
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Appendix C 
SOI-BSIM 4 MODEL CARD 
C.1 Introduction 
SOI-BSIM 4 model is backward compatible with its previous versions 
(SOI-BSIM 3 or below). The development of SOI BSIM 4 benefited from the input 
of many BSIM SOI users, especially the Compact Model Council (CMC) member 
companies. 
The SOI-BSIM4 model parameters for n-channel MOSFET used carry out in 
simulation. The various parameters used in the model card play .an important role in 
RF applications. Manufactured devices from foundry are bound to show variation in 
their characteristics due to the changes in the process variable. Therefore, foundry 
provides corner model within range of which all manufactured devices lies. The 
parameter which changes in the corner models are VTHO, TOX, WINT, LINT, 
CGDO, and CGSO. Some of the important process parameters of SOI BSIM 4 model 
are given in Table C. I [C.1] [C.2]. 
Table CA: Symbol used in equation and SPICE model 
Symbol used in 
equation 
Symbol used in 
SPICE 
Description Unit Default 
T51 Tsi Silicon film thickness m 10 
TBOX Tbox Buried Oxide thickness m 3x10' 
To tox Gate oxide thicknes m 2.5x10 
NA Nch Channel doping cm I.7x10 
ND Nsub Substrate doping cm 3  6x10 
W weffe Effective width µm 10 
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C.1.1 Model instance syntax 
Some of the model instance syntax which are summarized as follows: 
Mname <D node > <G node > < S node > <E node > [P node] 
[B node] [T node] <model> 
[L=<va1>][W=<va1>] 
[AD = < vat >] [AS = < val >] [PD = < val >] [ PS = < vat >] 
[NRS=<val>] [NRD=<val>] [NRB=<val>] 
[OFF] [BJT OFF = < val >] 
[IC = < val >,< vaI >,< val >,< val> ,<vaI>] 
[RTHO T <vat>] [CTHO = < vat>] 
[DEBUG = < val >] 
[DELVTO = < val >] 
[SA = < val >][SB = < vah] [SD =<val>] 
[NF= < vat>] 
[NBC = <vat>] [NSEG = < vat >] [PDBCP < val >] [PSBCP = < vat >] 
[AGBCP = <val>][ AEBCP =< val>][ VBSUSR =<val>][TNODEOUT] 
[ FRB O DY=<val>] [AG B CPD=<val>] 
Description 
<D node> Drain node 
<G node> Gate node 
<S node> Source node 
<E node> Substrate node 
[P node] (Optional) external body contact node 
[B node] (Optional) internal body node 
[T node] (Optional) temperature node 
<model> Level 9 BSIM4 SOI model name 
[L] Channel length 
[W] Channel width 
[AD] Drain diffusion area 
[AS] Source diffusion area 
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[PD] Drain diffusion perimeter length 
[PS] Source diffusion perimeter length 
[NRS] Number of squares in source series resistance 
[NRD] Number of squares in drain series resistance 
[NRB] Number of squares in body series resistance 
[OFF] Device simulation off 
[BJTOFF] Turn off BJT current if equal to I 
[IC] Initial guess in the order of {VdS, V im, Vb,  VeS, Vgs). (V,, will be ignored in the 
case of 4-terminal device) 
[RTHO] Thermal resistance per unit width 
• If not specified, RTHO is extracted from model card. 
• If specified, it will override the one in model card. 
[CTHO] Thermal capacitance per unit width 
• If not specified, CTHO is extracted from model card. 
• If specified, it will over-ride the one in model card. 
[DEBUG] indicate the debugging 
[DELVTO] Zero bias threshold voltage variation 
[SA] Stress effect parameter 
[SB] Stress effect parameter 
[SD] Stress effect parameter 
[NF] Number of fingers 
[NBC] Number of body contact isolation edge 
[NSEG] Number of segments for channel width partitioning 
[PDBCP] Parasitic perimeter length for body contact at drain side 
[PSBCP] Parasitic perimeter length for body contact at source side 
[AGBCP] Parasitic gate-to-body overlap area for body contact (n+-p) 
[AGBCP2] Parasitic gate-to-body overlap area for body contact (p+-p) 
[AEBCP] Parasitic body to-substate overlap area for body contact 
[VBSUSR] Optional initial value Of V S specified by user for transient analysis 
[TNODEOUT] Temperature node flag indicating the usage of T node 
[FRBODY] Layout-dependent body resistance coefficient 
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[AGBCPD] Parasitic gate-to-body overlap area for body contact in DC 
[RBDB] Resistance between b Node and db Node 
[RBSB] Resistance between b Node and sb Node 
C.1.2 SOI-BSIM4 model card 
.model NMOS NMOS 
+Level = 49 
+Lint = 1.5e-08 Tax = 2.5e-09 
+VthO = 0.2607 Rdsw = 180 
+lmin=l.0e-7 lmax=l.Oe-7 wmin=l.0e-7 wmax=l.Oe-4 
+Tref=27.0 	version =3.1 
+Xj= 4.0000000E-08 Nch= 9.7000000E+17 
+lln= 1.0000000 lwn= 1.0000000 wln= 0.00 
+wwn= 0.00 11= 0.00 
+lw= 0.00 1wl= 0.00 wint= 0.00 
+wl= 0.00 ww= 0.00 wwl= 0.00 
+IMiobmod= 	1 binunit= 2 xl= 0.00 
+xw= 0.00 binflag= 	0 
+Dwg= 0.00 Dwb= 0.00 
+ACM= 0 ldif=0.00 hdif=0.00 
+rsh= 7 rd= 0 rs= 0 
+rsc= 0 rdc= 0 
+K1= 0.3950000 K2= 1.0000000E--02 K3= 0.00 
+DvtO= 1.0000000 Dvtl= 0.4000000 Dvt2= 0.1500000 
+DvtQw= 0.00 Dvtlw= 0.00 Dvt2w= 0.00 
+Nlx= 4.8000000E-08 W0= 0.00 K3b= 0.00 
+Ngate= 5.0000000E+20 
+Vsat= 1.1000000E+05 Ua= -6.0000000E-10 Ub= 8.0000000E- 
19 
+Uc= --2.9999999E-11 
+Prwb= 0.00 Prwg= 0.00 hr= 1.0000000 
+U0= 1.7999999E-02 A0= 1.1000000 Keta= 
4.0000000E-02 
+A1= 0.00 A2= 1.0000000 Ags= - 
1.0000000E-02 
+BO= 0.00 B1= 0.00 
+Voff= -2.9999999E-02 NFactor= 1.5000000 Cit= 0.00 
+Cdsc= 0.00 Cdscb= 0.00 Cdscd 	0.00 
+EtaO= 0.1500000 Etab= 0.00 Dsub= 0.6000000 
+Pclm= 0.1000000 	Pdiblcl= 1.2000000E-02 	Pdiblc2= 
7.5000000E-03 
+Pdiblcb= -1.3500000E-02 Drout= 2.0000000 	Pscbel= 
8.6600000E+08 
166 
OI I 4 fModeC Carl 
+Pscbe2= 1.0000000E-20 
1.0000000E-02 
+AlphaO= 0.00 
+ktl= -0.3700000 
5.5000000E+09 
+Ute= -1.4800000 
3.3973000E-19 
+Ucl= 0.00 
+Cj= 0.0015 
+Cjsw= 2E-10 
+Cjgate= 2E-14 
+Pta= 0 
+JSW=2.50E-13 
+Cgdo=3.993E-10 
+Capmod= 2 
+Xpart= 1 
+ckappa= 0.28 
1.0000000E-07 
+cle= 0.6000000 
Pvag= -0.2800000 
Beta0= 30.0000000 
kt2= -9.0000000E--02 
Ual= 9.5829000E-10 
Ktll= 9.0000000E--09 
Mj= 0.72 
Mjsw 0.37 
Cta= 0 
Ptp= 0 
N=1.0 
Cgso=3.993E-10 
NQSMOD' 0 
cgsl= 0.582E-10 
cf= 1.177e-10 
Dlc= 2E-08  
Delta= 
At= 
Prt= 0.00 
Pb= 1.25 
Php= 0.773 
Ctp= 0 
JS=1.50E-08 
Xti=3.0 
Cgbo=0.0E+00 
Elm= 5 
cgdl= 0.582E-10 
cic= 
Dwc= 0 
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Appendix D 
OVERVIEW OF ADVANCED 
DESIGI-N SYSTEM (ADS) TOOLS 
D.1 What is ADS? 
Advanced Design System (ADS) by Agilent Technology (USA) is a leading 
electronic design automation software tools for RF and microwave applications. It 
can be used for making a simple circuit to building of complex systems. It provides 
an integrated design environment to design of RF electronics products such as mobile 
phones, pagers, wireless systems, satellite communication systems. radar systems and 
high speed data Iinks. The software also supports several different types of simulation 
technologies such as high frequency circuit, schematic capture, layout, 
frequency-domain and time-domain or electromagnetic field simulations, including 
optimization capabilities. 
D.2 Objective of This Literature 
The objective of this literature is to explain the basic commands to use ADS for 
RF circuit design. In this work the ADS simulated circuits are low noise amplifier 
and a mixer. I have explained how to setup a design project and display data in 
several ways and combinations, such as optimization of impedance matching 
networks, analysis of an RF signal in-terms of trajectory and spectral components, 
noise power simulations, inter-modulation, the steps used during the simulation in a 
LNA and mixer,. Furthermore, they have been evaluated with different simulation 
modes such as S-parameters, harmonic balance simulation noise simulation, and 
inter-modulation distortions. 
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D.3 Creating a New ADS Project 
To start ADS we need to load a module from a terminal in operating system. 
Open a terminal window and Write the following two commands. 
"module add agilentIADS2009 Ui ads &" 
D3.1 Creating a new project directory 
Create a new project by clicking on 'Create a new project' icon (marked with a 
circle) as shown in Fig.D. 1. 
Advanced Design System 2003 Update 1 (Main)  
ew look  IM9 Ondow DesIgnt Design Guide liIp  
aVIv; FJ2ctVew I 
Re Browser 
h- 
t.. 
£ data 
9) mom dsn 
el networks 
M synthesis 
0 verification 
flwmettflzftUfileslcoursesftselQotiLabl jnj 
Figure D.1: Create new project 
Click on drop-down list and set the 'Project Technology file' to 'Length Unit - micron' 
as in Figure D.2. Write the name of the project in the name box, typically 'Lablprj'. 
click on 'OK' to create the project. 
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Figure 0.2: Name the project 
Unless a new schematic window pops up, then open a new schematic window by 
clicking on `New Schematic' icon, , as in Fig. D.3. A new schematic window will be 
displayed on the screen. Close any pop-up windows that appear, and then go to the `File' 
menu and choose `Save Design',call it `Lab1 HB'. The design file is now available in 
the `File Browser' (in the `Main Window') in the `networks' folder. Now, go to the 
schematic window. 
Figure 0.3: Create new schematic 
EX. Simulation of an amplifier 
In this section we will simulate an amplifier in different ways in order to 
understand what capabilities there are in ADS to display and evaluate simulation 
data. There exist several simulation options in ADS, but we will focus on the 
following simulation types: S-parameter (SP) simulation and Harmonic Balance 
(HB), which have been described shortly. All simulation components (red ring to the 
left, `Category') and part components (red ring to the right, `Part') can be found in 
the drop-down lists as seen in Fig D.4. 
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Figure D.4: "Category" and "Part" drop-down list 
D.4 Simulation modes 
A brief description of simulation involved in LNA and mixer has been presented 
here and details can be found in [D.1]. The main simulation of LNA and mixer are 
S-parameters and HB simulation which are given below. 
D.4.1 S-parameter (SP) simulation 
f 	&PARAMIE'f ER5 
The S-parameter controller (`S_Paranf) is used to define the signal-wave 
response of an n-port electrical element at a given frequency. It is a type of 
small-signal AC simulation that is commonly used to characterize a passive RF 
component and establish the small-signal characteristics of a device at a specific bias 
and temperature. The simulation tasks involving S-parameters also include 
information about how to optimize component values and simulation expressions. If 
there is not a perfect match between the output port and input port in above mention 
block. Therefore, in the S-parameter simulation we need to adjust the input and 
output impedances of the amplifier for some mismatch, and then create matching 
networks in order to correct this mismatch and achieve good amplification [D.1]. 
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Then click on the SP control box and enable this control by clicking on the 
`disable' button. Consequently, the disable button can be used for both disabling and 
enabling components, not only control boxes but also e.g. resistors and signal 
sources. Add five variables to a `Var' box: 
Name Value 
Zin 100 
Zout 25 
f5tart 0.1 
IStop 1.9 
fStep 0.025 
Double-click on the amplifier symbol and set parameters and follows: 
Name Value 
Zl Z;,, 
Z2 -out 
By setting these impedance parameters it means that the amplifier will relate its 
S-parameters to these impedance values. This section also shows how circuit 
parameters can be optimized based on user-defined requirements in the S-parameters 
control box change as shown in Fig.D.5: the simulated S-parameters data are 
obtained as shown in Fig. D.b. In the S-parameter simulation there is no need to 
change anything, but the message will disappear if the MeasEgn' box is disabled. As 
before an empty new DDW is displayed on the screen. Click on the plot symbol, 
and several new data items are available for representing the data. 
S-PARAMETERS j 	 S-pAR,AMET ERS . 
• S Para.n . 	. 	. 	. 	. 	. 	. 	. S• Patarn 	. 	. 	. 	. 	. 	. 
• S P t. 	. 	. 	. 	. 	. 	. 	. 	. 	
. 	. Sp'i 	. 	. 	. 	. . . . . 
• Start •.0 GHz. 	. 	. 	. 	. 	. • • Slant=fStart GHz • . . . . 
Stop=10.0 GHz . . 	. 	. 	. • • Slop`l5top-GHz • . . . . 
Step=1.0 GHz 	 • . Step=f'Sfep. GHz . . . . . 
(a) (b) 
Figure D.5: (a) S-parameters control box (b) Modifications used for simulations. 
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Figure D.6: S-parameter simulation data 
D.4.2 Harmonic Balance (HB) simulation 
1 	HARM N}_^ B L 'ACE 
The harmonic balance ('HB') controller is used for simulating analog/RF and 
microwave circuits considered as non-linear. Within the context of high-frequency 
circuit and system simulation, harmonic balance offers benefits over conventional 
time-domain transient analysis. Harmonic balance captures the steady-state spectral 
response directly while conventional transient methods must integrate over many 
periods of the lowest-frequency sinusoid to reach steady state. Harmonic balance is 
faster at solving typical high-frequency problems that transient analysis can not 
accurately solve or can solve at prohibitive costs. It is more accurate at solving high 
frequencies where many linear models are best represented in the frequency domain. 
Use the HB controller to determine the spectral content of voltages or currents, 
calculate quantities such as third-order intercept points, total harmonic distortion, 
inter-modulation distortion components and noise. 
Initially, we will not run different simulation types at the same time. Therefore, 
choosing at first the HB, we would like to disable the `S-parameters' and `Envelope' 
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simulation boxes which can achieved by selecting the both boxes and clicking on the 
symbol, in the menu as shown in Fig.D.7. Now, only the HB simulation mode is 
available. 
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Figure D.7: Disabling simulation control boxes. 
To run the simulations, press the simulation button, in the menu. A small 
simulation window will pop-up and tell the user about the status of the simulation. If 
the simulation is successfully completed, a `Data display window' (DDW) with the 
same name as the design will be opened, in this case `Labl HB'. In ADS there exist 
three types of files related to an actual design. They are design file (.dsn): schematic 
(and layout) for each design in the networks folder, data display window (.dds): the 
window where the simulation results can be displayed. This file is saved in the 
project directory. Data set (.ds): the simulation results are saved in the `data' folder in 
the project directory and are created/updated when a simulation is completed. The 
DDW is initially empty and can be filled with any operation on the simulation data. 
To verify that the amplifier gives a gain of U dB (1 in linear scale) we simply plot the 
harmonic contents of the `vload'. In the list of different display options (see Fig. D.8) 
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we choose the regular. plot function, M . Click on the symbol and place it in the 
empty white space. 
_ 	 _ 	 __ 	_ _  
E- fM ]M~' ►~•'•^ I~^!~ tP V Rte"!'—_ 
M
~•± Dear X 	+~-, ef!~ 	 - 	 _ 	_ _ - 
Figure 9.8: `Data display window', DDW 
9.4.3 Two-tone HB simulation with variables 
A more sensitive way to evaluate the large signal handling capability of a mixer is 
to apply two or more signals to the input. These dual or multiple signals (tones) mix 
together and form inter-modulation products. Two-tone simulations are used in the 
mixer to evaluate the inter-modulation distortion (IMD) generation in the mixer. 
All of the following simulation files require such as select the RF center 
frequency (RFfreq), LO frequency (LOfreq), and a spacing frequency, Fspacing, 
between the two input signals. Thus, the two RF inputs are located at 
RFfreq +1- Fspacing/2. Also one need to specify the load impedance, ZId, and in 
some cases, source impedance, Zso„ and change the source to a P nTone , set the all 
these values as shown in Fig.D.9 [D.2]. 
Edit the HB controller as shown in Fig.D.10, adding another frequency, Freq[2], 
nd the values as shown, using the spacing variable 12. Also, set Order = 4 for both 
nd set MaxOrder = 8. In this case, the two RF tones are spaced 1 MHz apart. 
simulate and plot the spectrum of Vout in dBm and put a marker on a desire tone. 
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P-_nTone 
n RF source 
N um=1 
Z=50 Ohm 
Freq[1 ]=RF freq + spacing /2. 
Freq[21=RF freq - spacing /2 
P[ 1 ]=dbmtow(RF pwr) 
P[2]=dbmtow(RF pr) 
Figure D.9: Two-tone HB balance controller input port 
HARMONIC BALANCE 
HarmonicBalance 
HBI 
MaxOrder=8 
Freq[l]=RF_freq + spacing /2 
Freq[2]=RF freq - spacing/ 2 
Order[) ]=4 
Order[2]=4 
Figure D.10: Two-tone HB controller 
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